Side-Channel Attacks on Optane Persistent Memory

被引:0
|
作者
Liu, Sihang [1 ]
Kanniwadi, Suraaj [2 ]
Schwarzl, Martin [3 ]
Kogler, Andreas [3 ]
Gruss, Daniel [3 ]
Khan, Samira [1 ]
机构
[1] Univ Virginia, Charlottesville, VA 22903 USA
[2] Cornell Univ, Ithaca, NY USA
[3] Graz Univ Technol, Graz, Austria
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
There is a constant evolution of technology for cloud environments, including the development of new memory storage technology, such as persistent memory. The newly-released Intel Optane persistent memory provides high-performance, persistent, and byte-addressable access for storage-class applications in data centers. While Optane's direct data management is fast and efficient, it is unclear whether it comes with undesirable security implications. This is problematic, as cloud tenants are physically co-located on the same hardware. In this paper, we present the first side-channel security analysis of Intel Optane persistent memory. We reverse-engineer the internal cache hierarchy, cache sizes, associativity, replacement policies, and wear-leveling mechanism of the Optane memory. Based on this reverse-engineering, we construct four new attack primitives on Optane's internal components. We then present four case studies using these attack primitives. First, we present local covert channels based on Optane's internal caching. Second, we demonstrate a keystroke side-channel attack on a remote user via Intel's Optane-optimized key-value store, pmemkv. Third, we study a fully remote covert channel through pmemkv. Fourth, we present our Note Board attack, also through pmemkv, enabling two parties to store and exchange messages covertly across long time gaps and even power cycles of the server. Finally, we discuss mitigations against our attacks.
引用
收藏
页码:6807 / 6824
页数:18
相关论文
共 50 条
  • [1] A Memory Hierarchy Protected against Side-Channel Attacks
    Talaki, Ezinam Bertrand
    Savry, Olivier
    Bouvier Des Noes, Mathieu
    Hely, David
    [J]. CRYPTOGRAPHY, 2022, 6 (02)
  • [2] Practical Timing Side-Channel Attacks on Memory Compression
    Schwarzl, Martin
    Borrello, Pietro
    Saileshwar, Gururaj
    Mueller, Hanna
    Schwarz, Michael
    Gruss, Daniel
    [J]. 2023 IEEE SYMPOSIUM ON SECURITY AND PRIVACY, SP, 2023, : 1186 - 1203
  • [3] Thwarting Side-Channel Attacks
    Edwards, Chris
    [J]. COMMUNICATIONS OF THE ACM, 2020, 63 (10) : 13 - 14
  • [4] Exploiting the Physical Disparity: Side-Channel Attacks on Memory Encryption
    Unterluggauer, Thomas
    Mangard, Stefan
    [J]. CONSTRUCTIVE SIDE-CHANNEL ANALYSIS AND SECURE DESIGN, COSADE 2016, 2016, 9689 : 3 - 18
  • [5] Combined Side-Channel Attacks
    Elaabid, M. Abdelaziz
    Meynard, Olivier
    Guilley, Sylvain
    Danger, Jean-Luc
    [J]. INFORMATION SECURITY APPLICATIONS, 2011, 6513 : 175 - 190
  • [6] An Efficient Memory Zeroization Technique Under Side-Channel Attacks
    Srivastava, Ankush
    Ghosh, Prokash
    [J]. 2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 76 - 81
  • [7] On the Detection of Side-Channel Attacks
    Vateva-Gurova, Tsvetoslava
    Suri, Neeraj
    [J]. 2018 IEEE 23RD PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC), 2018, : 185 - 186
  • [8] Algebraic Side-Channel Attacks
    Renauld, Mathieu
    Standaert, Francois-Xavier
    [J]. INFORMATION SECURITY AND CRYPTOLOGY, 2010, 6151 : 393 - 410
  • [9] Side-channel attacks on smartcards
    NGS Software
    [J]. Netw. Secur., 2006, 12 (18-20):
  • [10] Introduction to Side-Channel Attacks and Fault Attacks
    Li, Yang
    Chen, Mengting
    Wang, Jian
    [J]. 2016 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2016, : 573 - 575