TCAD study of the Holding-Voltage Modulation in Irradiated SCR-LDMOS for HV ESD Protection

被引:0
|
作者
Zunarelli, Laura [1 ,2 ,3 ]
Balestra, Luigi [1 ,2 ,3 ]
Reggiani, Susanna [1 ,2 ,3 ]
Sankaralingam, Raj [4 ]
Dissegna, Mariano [4 ]
Boselli, Gianluca [4 ]
机构
[1] ARCES, Viale Risorgimento 2, I-40136 Bologna, Italy
[2] Dept Elect Engn Guglielmo Marconi, Viale Risorgimento 2, I-40136 Bologna, Italy
[3] Univ Bologna, Bologna, Italy
[4] Texas Instruments Inc, 12500 TI Blvd, Dallas, TX 75243 USA
关键词
ESD; SCR; high holding; TCAD; traps; LIFETIME CONTROL;
D O I
10.1109/IRPS48203.2023.10118271
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper investigates a method to increase the holding voltage in a conventional Silicon Controlled Rectifier (SCR) for ESD power clamping. Specifically, a SCR-LDMOS device with 150 V trigger voltage and 9 V holding voltage is investigated assuming the application of high-energy electron irradiation. Based on previous experimental and TCAD investigations, the most relevant kind of defects is accounted for at different irradiation levels clearly showing an increase of the holding voltage up to 16 V without any other significant change in the TLP characteristics. The role of trapped charges in the holding regime has been addressed up to the thermal runaway through extensive numerical investigations.
引用
收藏
页数:6
相关论文
共 40 条
  • [1] A novel SCR-LDMOS for high voltage ESD protection
    Deng Jing
    Chen Xingbi
    [J]. PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [2] Novel substrate trigger SCR-LDMOS stacking structure for high-voltage ESD protection application
    Ma Jin-Rong
    Qiao Ming
    Zhang Bo
    [J]. CHINESE PHYSICS B, 2015, 24 (04)
  • [3] Novel substrate trigger SCR-LDMOS stacking structure for high-voltage ESD protection application
    马金荣
    乔明
    张波
    [J]. Chinese Physics B, 2015, (04) : 398 - 402
  • [4] Investigation on LDMOS-SCR with high holding current for high voltage ESD protection
    Liang, Hailian
    Si, Xiuwen
    Gu, Xiaofeng
    Cao, Huafeng
    Zhang, Yun
    [J]. MICROELECTRONICS RELIABILITY, 2016, 61 : 120 - 124
  • [5] A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp
    Pan Hongwei
    Liu Siyang
    Sun Weifeng
    [J]. JOURNAL OF SEMICONDUCTORS, 2013, 34 (01)
  • [6] Design of a cascade-MOS-triggered SCR with high holding-voltage for high- voltage ESD protection
    Zhu, Ling
    Liang, Hailian
    Gu, Xiaofeng
    Zhang, Xiaoxin
    Yan, Dawei
    [J]. SOLID-STATE ELECTRONICS, 2020, 171
  • [7] A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp
    潘红伟
    刘斯扬
    孙伟锋
    [J]. Journal of Semiconductors, 2013, (01) : 53 - 57
  • [8] A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp
    潘红伟
    刘斯扬
    孙伟锋
    [J]. Journal of Semiconductors, 2013, 34 (01) : 53 - 57
  • [9] Investigation of high voltage SCR-LDMOS ESD device for 150 V SOI BCD process
    Cai Xiaowu
    Wei Junxiu
    Liang Chao
    Gao Zhe
    Lv Chuan
    [J]. MICROELECTRONICS RELIABILITY, 2013, 53 (06) : 861 - 866
  • [10] A Holding Voltage Adjustment Technique of SCR for ESD Protection
    Huang Xiaozong
    Liu Fan
    Liu Zhiwei
    [J]. 3RD INTERNATIONAL CONFERENCE ON INTELLIGENT ENERGY AND POWER SYSTEMS (IEPS 2017), 2017, : 72 - 75