Fine-Grained Online Energy Management of Edge Data Centers Using Per-Core Power Gating and Dynamic Voltage and Frequency Scaling

被引:2
|
作者
Hou, Shoulu [1 ,2 ]
Ni, Wei [3 ]
Zhao, Kailan [4 ]
Cheng, Bo [2 ]
Zhao, Shuai [2 ]
Wan, Zhiguo [5 ]
Liu, Xiulei [1 ]
Chen, Shiping [3 ]
机构
[1] Beijing Informat Sci & Technol Univ, Comp Sch, Beijing 100101, Peoples R China
[2] Beijing Univ Posts & Telecommun, State Key Lab Networking & Switching Technol, Beijing 100876, Peoples R China
[3] CSIRO, Data61, Sydney, NSW 2122, Australia
[4] Beijing Inst Control & Elect Technol, Sci & Technol Informat Syst Engn Lab, Beijing 100038, Peoples R China
[5] Zhejiang Lab, Hangzhou 311121, Zhejiang, Peoples R China
来源
基金
中国国家自然科学基金;
关键词
Edge data center (EDC); three-timescale optimization; dynamic voltage and frequency scaling (DVFS); per-core power gating (PCPG); RESOURCE-ALLOCATION; OPTIMIZATION; PERFORMANCE; MEMORY;
D O I
10.1109/TSUSC.2023.3250487
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
It is important to minimize the energy consumption of large-scale, geographically distributed edge data centers (EDCs). While modern processing units (PUs) have energy-saving features like Dynamic Voltage and Frequency Scaling (DVFS) and Per-Core Power Gating (PCPG), optimization is still complex and requires a holistic approach. This article presents a new decentralized, three-timescale, online optimization approach that enables multicore micro data centers (MDCs) to optimize their per-PU power states, per-enabled-PU voltage-frequency levels and offloading schedules at three different timescales. The key idea is that we employ multi-timescale Lyapunov optimization to decouple the energy minimization between workload scheduling and result delivery at a small timescale and PU configuration at large timescales. Another important aspect is that we apply the primal decomposition to decouple the PU configuration between a per-enabled-PU voltage-frequency level at an intermediate timescale and a per-PU power state at a large timescale. Experiments demonstrate that the proposed approach improves energy efficiency significantly by up to 4.5 times in our considered lightly loaded situations where DVFS alone does not work effectively, compared to existing benchmarks.
引用
收藏
页码:522 / 536
页数:15
相关论文
共 26 条
  • [1] Fine-Grained Energy Efficiency Using Per-Core DVFS with an Adaptive Runtime System
    Acun, Bilge
    Chandrasekar, Kavitha
    Kale, Laxmikant V.
    [J]. 2019 TENTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2019,
  • [2] Power Management of Datacenter Workloads Using Per-Core Power Gating
    Leverich, Jacob
    Monchiero, Matteo
    Talwar, Vanish
    Ranganathan, Partha
    Kozyrakis, Christos
    [J]. IEEE COMPUTER ARCHITECTURE LETTERS, 2009, 8 (02) : 48 - 51
  • [3] Enabling Fine-Grained Dynamic Voltage and Frequency Scaling in SDSoC
    Jiang, Weixiong
    Yu, Heng
    Ha, Yajun
    [J]. 32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 56 - 61
  • [4] Power Switch Characterization for Fine-Grained Dynamic Voltage Scaling
    Di, Liang
    Putic, Mateja
    Lach, John
    Calhoun, Benton H.
    [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 605 - +
  • [5] Dynamic Voltage/Frequency Scaling for Power Reduction in Data Centers: Enough or Not?
    Jiang, Congfeng
    Wan, Jian
    Xu, Xianghua
    Li, Yunfa
    You, Xindong
    Yu, Dongjin
    [J]. 2009 ISECS INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT, VOL IV, 2009, : 428 - 431
  • [6] Towards Dynamic Voltage/Frequency Scaling for Power Reduction in Data Centers
    Jiang, Congfeng
    Zhao, Yinghui
    Wan, Jian
    [J]. INFORMATION TECHNOLOGY FOR MANUFACTURING SYSTEMS, PTS 1 AND 2, 2010, : 1148 - +
  • [7] Low power synthesis of dynamic logic circuits using fine-grained clock gating
    Banerjee, Nilanjan
    Roy, Kaushik
    Mahmoodi, Hamid
    Bhunia, Swarup
    [J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 860 - +
  • [8] Software Energy Optimization Through Fine-Grained Function-Level Voltage and Frequency Scaling
    Brandolese, Carlo
    Fornaciari, William
    [J]. CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, 2012, : 539 - 546
  • [9] Panoptic DVS: A Fine-Grained Dynamic Voltage Scaling Framework for Energy Scalable CMOS Design
    Putic, Mateja
    Di, Liang
    Calhoun, Benton H.
    Lach, John
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2009, : 491 - +
  • [10] A system level fine-grained dynamic voltage and frequency scaling for portable embedded systems with multiple frequency adjustable components
    He, Ku
    Chen, Yibo
    Luo, Rong
    [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON PORTABLE INFORMATION DEVICES, 2007, : 246 - 250