Improved Synchronous Space Vector Pulse Width Modulation Strategy for Three-Level With Common-Mode Voltage Suppression

被引:0
|
作者
Chen, Dezhi [1 ]
Sun, Yun [1 ]
Zhao, Guoxin [1 ]
Zhao, Wenliang [2 ]
机构
[1] Shenyang Univ Technol, Sch Elect Engn, Shenyang 110870, Peoples R China
[2] Shandong Univ, Sch Elect Engn, Jinan 250061, Shandong, Peoples R China
来源
IEEE ACCESS | 2024年 / 12卷
基金
中国国家自然科学基金;
关键词
Switches; Modulation; Inverters; Space vector pulse width modulation; Phase modulation; Voltage control; Synchronization; Closed loop systems; Permanent magnet motors; Common-mode voltage; closed-loop control; multi-mode modulation; permanent magnet synchronous motor; space vector pulse width modulation; three-level inverter; PWM; ALGORITHM; VSI;
D O I
10.1109/ACCESS.2024.3363178
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In addressing the issue of high common-mode voltage amplitude and output waveform distortion caused by low switching frequency in medium and high-voltage high-power variable frequency speed control systems, the neutral-point clamped three-level inverter is taken as the research object, from the perspective of switching sequence design, a detailed analysis of the switching sequence design method to mitigate the common-mode voltage amplitude, minimize the switching times and enhance output waveform quality. An improved synchronous space vector pulse width modulation strategy is proposed. Secondly, the improved strategy is applied to the closed-loop control of permanent magnet synchronous motor. Aiming at the defects of single modulation mode, the multi-mode modulation strategy based on the improved strategy is proposed, and the smooth switching of modulation mode is realized by limiting the switching phase. The compensation schemes for angular deviation under synchronous modulation and angular delay under digital control are studied to improve the system's stability. Finally, a simulation and experimental platform is built to verify the correctness and effectiveness of the improved and multi-mode modulation strategies.
引用
收藏
页码:27578 / 27595
页数:18
相关论文
共 50 条
  • [1] Optimal Pulse Width Modulation of Three-Level Converters With Reduced Common-Mode Voltage
    Koukoula, Isavella
    Karamanakos, Petros
    Geyer, Tobias
    [J]. IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2024, 60 (03) : 4062 - 4075
  • [2] Virtual Space Vector Overmodulation Strategy for NPC Three-Level Inverters With Common-Mode Voltage Suppression
    Ma, Zhixun
    Niu, Haichuan
    Zhang, Xu
    Wu, Xiang
    Cai, Xinbo
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2024, 39 (06) : 6877 - 6888
  • [3] Hybrid Space Vector Pulse Width Modulation Synthesis to Minimize the Common-mode Voltage
    Janabi, Ameer
    Wang, Bingsen
    [J]. THIRTY-THIRD ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2018), 2018, : 872 - 879
  • [4] Improved Space Vector Modulation Technique for Neutral-Point Voltage Oscillation and Common-Mode Voltage Reduction in Three-Level Inverter
    Xing, Xiangyang
    Li, Xiaoyan
    Gao, Feng
    Qin, Changwei
    Zhang, Chenghui
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2019, 34 (09) : 8697 - 8714
  • [5] Three-level inverters with common-mode voltage cancellation based on synchronous pulsewidth modulation
    Oleschuk, V
    Blaabjerg, F
    [J]. PESC'02: 2002 IEEE 33RD ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-4, CONFERENCE PROCEEDINGS, 2002, : 863 - 868
  • [6] An improved space vector modulation strategy for common-mode voltage reduction in matrix rectifier
    Liu, Xiao
    Zhang, Qingfan
    Hou, Dianli
    [J]. ARCHIVES OF ELECTRICAL ENGINEERING, 2014, 63 (01) : 93 - 106
  • [7] A Three-Level Space Vector Modulation Scheme for Paralleled Converters to Reduce Circulating Current and Common-Mode Voltage
    Quan, Zhongyi
    Li, Yun Wei
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (01) : 703 - 714
  • [8] Three-level saddle space vector pulse width modulation strategy based on two-level space vector pulse width modulation for neutral-point-clamped three-level inverters
    Lyu, Jianguo
    Hu, Wenbin
    Wu, Fuyun
    Yao, Kai
    Wu, Junji
    [J]. IET POWER ELECTRONICS, 2016, 9 (05) : 874 - 882
  • [9] Three-Level Optimized Pulse Patterns With Reduced Common-Mode Voltage
    Koukoula, Isavella
    Karamanakos, Petros
    Geyer, Tobias
    [J]. 2022 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2022,
  • [10] Improved virtual space vector modulation for neutral point voltage oscillation and common-mode voltage reduction in neutral point clamped three-level inverter
    Fang, Junlong
    Wang, Guangya
    Li, Ran
    Liu, Siyuan
    Wang, Shuyu
    [J]. ARCHIVES OF ELECTRICAL ENGINEERING, 2021, 70 (01) : 203 - 218