共 50 条
- [3] Hybrid Space Vector Pulse Width Modulation Synthesis to Minimize the Common-mode Voltage [J]. THIRTY-THIRD ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2018), 2018, : 872 - 879
- [5] Three-level inverters with common-mode voltage cancellation based on synchronous pulsewidth modulation [J]. PESC'02: 2002 IEEE 33RD ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-4, CONFERENCE PROCEEDINGS, 2002, : 863 - 868
- [9] Three-Level Optimized Pulse Patterns With Reduced Common-Mode Voltage [J]. 2022 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2022,