Layout Optimization of Integrated Inductors and Capacitors Using TGV Technology

被引:0
|
作者
Li, Wenlei [1 ]
Zhang, Jihua [1 ]
Wang, Lingyue [1 ]
Gao, Libin [1 ]
Chen, Hongwei [1 ]
Fang, Zhen [1 ]
Cai, Xingzhou [2 ]
Li, Yong [2 ]
机构
[1] Univ Elect Sci & Technol China, Sch Integrated Circuit Sci & Engn, State Key Lab Elect Thin Films & Integrated Device, Chengdu 611731, Peoples R China
[2] 3D Chips Guangdong Technol Co Ltd, Dongguan 523808, Peoples R China
关键词
High integrated density; interconnection; interdigital capacitors; spiral inductors; through glass via (TGV); GLASS; PACKAGE; FILTERS;
D O I
10.1109/TCPMT.2023.3347407
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this article, an implementation method for compact basic passive devices is proposed, in which the vertical interconnects are optimized by the through glass vias (TGVs) technique. The ultrafast laser-induced etching method is used to achieve TGV structure with high aspect ratio, which is the cornerstone for achieving high integration density passive devices. Inductors and capacitors as widely employed passive devices are straightforward and convincing examples to illustrate the application of TGV interconnects. Three-dimensional spiral inductor as a research prototype utilizes high aspect ratio TGV technique to equalize planar and vertical interconnects. On the other hand, the layout is further optimized and discussed by implementing different diameters of TGV on the same glass substrate. From the harvested analysis results, the inductor can achieve the desired inductance density of 198.29 nH/mm(2). Subsequently, we first proposed a compact 3-D interdigital capacitor loaded with TGVs array. By further tapping into the vertical space, this configuration takes full advantage of the coupled electric fields between TGVs within the array in addition to the lateral electric fields between adjacent fingers. Additionally, for the purpose of verification, TGV-based 3-D inductors and capacitors have been fabricated and measured. Excellent consistency can be acquired from the extracted inductance and capacitance.
引用
收藏
页码:106 / 113
页数:8
相关论文
共 50 条
  • [1] Improvement of the quality factor of RF integrated inductors by layout optimization
    Lopez-Villegas, JM
    Samitier, J
    Cane, C
    Losantos, P
    [J]. 1998 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, 1998, : 169 - 172
  • [2] Improvement of the quality factor of RF integrated inductors by layout optimization
    López-Villegas, JM
    Samitier, J
    Cané, C
    Losantos, P
    Bausells, J
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2000, 48 (01) : 76 - 83
  • [3] Layout optimization of planar inductors for high-efficiency integrated power converters
    Shaltout, Ahmed H.
    Gregori, Stefano
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 102 (01) : 155 - 167
  • [4] Layout optimization of planar inductors for high-efficiency integrated power converters
    Ahmed H. Shaltout
    Stefano Gregori
    [J]. Analog Integrated Circuits and Signal Processing, 2020, 102 : 155 - 167
  • [5] RF inductors and capacitors integrated on silicon chip by CMOS compatible Cu interconnect technology
    Guo, LH
    Yu, MB
    Dow, FP
    [J]. MICROELECTRONICS RELIABILITY, 2003, 43 (03) : 367 - 370
  • [6] Layout design of integrated RF spiral inductors
    Zohios, J
    Ismail, M
    [J]. IEEE CIRCUITS & DEVICES, 1998, 14 (02): : 9 - 12
  • [7] Spiral Inductors Inductance Computation and Layout Optimization
    Pacurar, Claudia
    Topa, Vasile
    Munteanu, Calin
    Racasan, Adina
    Hebedean, Claudia
    [J]. PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE AND EXPOSITION ON ELECTRICAL AND POWER ENGINEERING (EPE 2012), 2012, : 699 - 704
  • [8] Physical layout design optimization of integrated spiral inductors for silicon-based RFIC applications
    Sia, CB
    Ong, BH
    Chan, KW
    Yeo, KS
    Ma, JG
    Do, MA
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) : 2559 - 2567
  • [9] Integrated Inductors Modeling for Library Development and Layout Generation
    José R. Sendra
    Javier del Pino
    Antonio Hernández
    Benito González
    Javier García
    Andrés García-Alonso
    Antonio Nunez
    [J]. Analog Integrated Circuits and Signal Processing, 2003, 35 : 121 - 132
  • [10] Integrated inductors modeling for library development and layout generation
    Sendra, JR
    del Pino, J
    Hernández, A
    González, B
    García, J
    García-Alonso, A
    Nunez, A
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 35 (2-3) : 121 - 132