共 50 条
- [1] Effects of polymer die attach leadframe interface integrity on thermal performance of power semiconductor packages [J]. 47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 1061 - 1067
- [2] Both Sides Cooled Packages for High-Power Diode Laser Bars [J]. 2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 708 - 712
- [4] Characterization of Die-Attach Thermal Interface of High-Power Light-Emitting Diodes: An Inverse Approach [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (11): : 1635 - 1643
- [5] The effect of die attach voiding on the thermal resistance of chip level packages [J]. ADVANCES IN ELECTRONIC PACKAGING 2005, PTS A-C, 2005, : 299 - 304
- [6] Thermal performance and microstructure of lead-free solder die attach interface in power device packages [J]. 2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 322 - 326
- [8] Thermal resistance in dependence of diode laser packages [J]. HIGH-POWER DIODE LASER TECHNOLOGY AND APPLICATIONS VI, 2008, 6876
- [10] Effects of Voids on Mechanical and Thermal Properties of the Die Attach Solder Layer Used in High-Power LED Chip-Scale Packages [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (07): : 1254 - 1262