Combined Modeling of Electromigration, Thermal and Stress Migration in AC Interconnect Lines

被引:0
|
作者
Rothe, Susann [1 ]
Lienig, Jens [1 ]
机构
[1] Tech Univ Dresden, Inst Electromech & Elect Design IFTE, Dresden, Germany
关键词
Electromigration; Thermal Migration; Physical Design; Reliability; AC Interconnects;
D O I
10.1145/3569052.3571880
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The migration of atoms in metal interconnects in integrated circuits (ICs) increasingly endangers chip reliability. The susceptibility of DC interconnects to electromigration has been extensively studied. A few works on thermal migration and AC electromigration are also available. Yet, the combined effect of both on chip reliability has been neglected thus far. This paper provides both FEM and analytical models for atomic migration and steady-state stress profiles in AC interconnects considering electromigration, thermal and stress migration combined. For this we expand existing models by the impact of self-healing, temperature-dependent resistivity, and short wire length. We conclude by analyzing the impact of thermal migration on interconnect robustness and show that it cannot be neglected any longer in migration robustness verification.
引用
收藏
页码:107 / 114
页数:8
相关论文
共 50 条
  • [1] Modeling electromigration and stress migration damage in advanced interconnect structures
    Brown, D
    MATERIALS RELIABILITY IN MICROELECTRONICS VIII, 1998, 516 : 135 - 146
  • [2] Saturated voids in interconnect lines due to thermal strains and electromigration
    Zhang, Z
    Suo, ZG
    He, J
    JOURNAL OF APPLIED PHYSICS, 2005, 98 (07)
  • [3] Effect of alloy seed on Cu interconnect electromigration and stress migration
    Zhao, XiangFu
    Wu, Jeff
    Chang, Venson
    MICROELECTRONIC ENGINEERING, 2014, 129 : 86 - 90
  • [4] Electromigration in power devices: A combined effect of electromigration and thermal migration
    Zhuang H.
    Bauer R.
    Dinkel M.
    Journal of Microelectronics and Electronic Packaging, 2021, 18 (01): : 1 - 6
  • [5] Numerical simulation of stress evolution during electromigration in IC interconnect lines
    Ye, H
    Basaran, C
    Hopkins, DC
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2003, 26 (03): : 673 - 681
  • [6] Stress and electromigration modelling for confined chip level interconnect lines.
    Korhonen, MA
    Rzepka, S
    Filippi, RG
    Li, CY
    STRESS INDUCED PHENOMENA IN METALLIZATION - FOURTH INTERNATIONAL WORKSHOP, 1998, (418): : 303 - 314
  • [7] On the Elastic Assumption for Copper Lines in Interconnect Stress Modeling
    Shen, Yu-Lin
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2008, 8 (03) : 600 - 607
  • [8] HIGH-RESOLUTION DETERMINATION OF THE STRESS IN INDIVIDUAL INTERCONNECT LINES AND THE VARIATION DUE TO ELECTROMIGRATION
    MA, Q
    CHIRAS, S
    CLARKE, DR
    SUO, Z
    JOURNAL OF APPLIED PHYSICS, 1995, 78 (03) : 1614 - 1622
  • [9] Electromigration in nanometer Al-Cu interconnect lines
    Pang, X
    Kriman, AM
    Bernstein, GH
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2002, 149 (02) : G103 - G108
  • [10] Modeling and experimental characterization of electromigration in interconnect trees
    Thompson, CV
    Hau-Riege, SP
    Andleigh, VK
    STRESS INDUCED PHENOMENA IN METALLIZATION, 1999, 491 : 62 - 73