Stable High Temperature Operation of p-GaN Gate HEMT With Etch-Stop Layer

被引:8
|
作者
Lee, Hanwool [1 ]
Ryu, Hojoon [1 ]
Kang, Junzhe [1 ]
Zhu, Wenjuan [1 ]
机构
[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
关键词
GaN; HEMT; p-GaN; high temperature; enhancement-mode; depletion-mode; direct-coupled FET logic; inverter; reliability; TRANSPORT-PROPERTIES; ALGAN/GAN HEMTS;
D O I
10.1109/LED.2024.3352046
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High -temperature operation of the p-GaN gate high -electron -mobility transistor (HEMT) was investigated, specifically up to 500 degrees C. The p-GaN gate HEMT demonstrated stable behavior with normally -off operation, steep increase of drain current in the subthreshold region, and suppressed off -state current. By adding Al2O3 etch -stop layer, the device showed significant reduction in subthreshold swing when measured at 500 degrees C, effectively mitigating hysteresis in the transfer characteristics. Additionally, the lifetime of the gate stack with the etch -stop layer was estimated to be much longer than that of the stack without the etch -stop layer. Through the integration of the depletion -mode (D -mode) metal -insulator -semiconductor HEMT (MIS-HEMT) device with the p-GaN gate device, a direct -coupled field-effect transistor logic (DCFL) inverter was fabricated. This inverter showed stable logic operation up to 500 degrees C, featuring rail -to -rail operation and large gain. A long-term reliability test conducted at 500 degrees C for 100 hours revealed stabilized on -state and off -state values after about 50 hours of operation.
引用
收藏
页码:312 / 315
页数:4
相关论文
共 50 条
  • [1] A Novel Digital Etch Technique for p-GaN Gate HEMT
    Lin, Yuan
    Lin, Yueh Chin
    Lumbantoruan, Franky
    Dec, Chang Fu
    Majilis, Burhanuddin Yeop
    Chang, Edward Yi
    2018 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE 2018), 2018, : 121 - 123
  • [2] Gate lifetime investigation at low temperature for p-GaN HEMT
    Alam, M.
    Rustichelli, V.
    Zerarka, M.
    Banc, C.
    Pieprzyk, J.
    Perrotin, O.
    Ceccarelli, R.
    Tremouilles, D.
    Matmat, M.
    Coccetti, F.
    MICROELECTRONICS RELIABILITY, 2025, 168
  • [3] Recessed p-GaN Gate MIS-HEMT with AlN Interlayer and Buried p-GaN Layer
    Sreelekshmi, P. S.
    Jacob, Jobymol
    SEMICONDUCTORS, 2025, 59 (03) : 248 - 256
  • [4] Gate and barrier layer design of E-mode GaN HEMT with p-GaN gate structure
    Li, Wanjie
    Chen, Xianping
    Wang, Liming
    Zhang, Xu
    Li, Xiandong
    Tao, Luqi
    ICEPT2019: THE 2019 20TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2019,
  • [5] On the physical operation and optimization of the p-GaN gate in normally-off GaN HEMT devices
    Efthymiou, L.
    Longobardi, G.
    Camuso, G.
    Chien, T.
    Chen, M.
    Udrea, F.
    APPLIED PHYSICS LETTERS, 2017, 110 (12)
  • [6] Gate Reliability of p-GaN HEMT With Gate Metal Retraction
    Tallarico, A. N.
    Stoffels, S.
    Posthuma, N.
    Bakeroot, B.
    Decoutere, S.
    Sangiorgi, E.
    Fiegna, C.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (11) : 4829 - 4835
  • [7] RECESSED-GATE INGAAS MESFETS WITH AN ALAS ETCH-STOP LAYER
    LIAO, MP
    EAST, JR
    HADDAD, GI
    ELECTRONICS LETTERS, 1995, 31 (08) : 684 - 685
  • [8] Improved Ion/Ioff Current Ratio and Dynamic Resistance of a p-GaN High-Electron-Mobility Transistor Using an Al0.5GaN Etch-Stop Layer
    Wang, Hsiang-Chun
    Liu, Chia-Hao
    Huang, Chong-Rong
    Shih, Min-Hung
    Chiu, Hsien-Chin
    Kao, Hsuan-Ling
    Liu, Xinke
    MATERIALS, 2022, 15 (10)
  • [9] RECESSED-GATE ALGAAS/INGAAS/GAAS PSEUDORMORPHIC HEMT WITH SI-PLANAR-DOPED ETCH-STOP LAYER
    LAN, WH
    LIN, WJ
    PENG, CK
    CHEN, SS
    TU, SL
    ELECTRONICS LETTERS, 1995, 31 (07) : 592 - 594
  • [10] In-situ SiN combined with etch-stop barrier structure for high-frequency AlGaN/GaN HEMT
    宓珉瀚
    武盛
    杨凌
    何云龙
    侯斌
    张濛
    郭立新
    马晓华
    郝跃
    Chinese Physics B, 2020, 29 (04) : 490 - 493