共 50 条
- [1] A 5.25GHz Subsampling PLL with a VCO-Phase-Noise Suppression Technique [J]. 2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC), 2020, : 390 - +
- [3] MDLL/PLL Dual-Path Clock Generator [J]. 2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
- [4] Low-noise wideband PLL with dual-mode ring-VCO [J]. ELECTRONICS LETTERS, 2010, 46 (20) : 1368 - 1369
- [5] A dual-path three-stage VCO with wide tuning range [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 542 - 544
- [6] Octave Frequency Range Triple-band Low Phase Noise K/Ka-Band VCO with a New Dual-path Inductor [J]. PROCEEDINGS OF THE 2020 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2020, : 341 - 344