SqueezeNetVLAD: High-speed power and memory efficient GPS less accurate network model for visual place recognition on the edge

被引:0
|
作者
Pal, Chandrajit [1 ]
Verma, Pratibha [1 ]
Rohit, Himanshu [1 ]
Gyaneshwar, Dubacharla [1 ]
Channappayya, Sumohana S. [1 ]
Acharyya, Amit [1 ]
机构
[1] Indian Inst Technol IIT, Dept Elect Engn, Engn Phys, Hyderabad, India
关键词
NetVLAD Network with Vector of Locally Aggregated Descriptors; Visual place recognition (VPR); SqueezeNetVLAD; Convolutional Neural Network (CNN); Pittsburgh250K; TokyoTM;
D O I
10.1109/NEWCAS57931.2023.10198114
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Visual place recognition (VPR) provides the ability for a machine to recognise any given place if it has been visited before by utilising visual graphics data. Classical handcrafted feature extraction doesn't seem to perform well under varying environmental conditions, which is where the convolutional neural networks with their state-of-the-art performance act as a substitute however at the cost of an increased computational complexity making it difficult to port into resource-constrained edge devices like tiny robots, drones etc. This motivated us to propose an optimal NetVLAD network algorithm consisting of an optimised and efficient feature extraction base network performing feature extraction while satisfying both a given constraint of accuracy and the resource budget of a target implementation platform. Both the accuracy, which is marginally better, the achieved model size reduction is better by 17% and a nominal power reduction by 5% w.r.t the SOTA models. Also developed a customised CUDA kernel that dynamically compares the pair of query image feature vectors to the descriptor vectors of the already stored gallery image datasets in parallel utilising the maximum available tensor cores achieving hard-real time performance at 62.5 fps with input videos tested on the Nvidia Jetson Xavier NX platform.
引用
收藏
页数:5
相关论文
共 14 条
  • [1] An accurate, computationally efficient crosstalk model for routing high-speed MCMs
    McClellan, KJ
    Wailes, TS
    Franzon, PD
    TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 110 - 114
  • [2] High-Speed Memory-Efficient Network Intrusion Detection System
    Lin, Wei
    Wang, XiaoFei
    Qi, YaXuan
    Pao, Derek
    Liu, Bin
    IEEE INFOCOM 2009 - IEEE CONFERENCE ON COMPUTER COMMUNICATIONS WORKSHOPS, 2009, : 359 - +
  • [3] A high-speed, power efficient, dead-zone-less phase frequency detector with differential structure
    Abolhasani, Alireza
    Mousazadeh, Morteza
    Khoei, Abdollah
    MICROELECTRONICS JOURNAL, 2020, 97
  • [4] High-speed low power energy efficient 1- trit multiplier with less number of CNTFETs
    Sarada Musala
    Ramana Murthy Gajula
    S. V. Raghu Sekhar Reddy
    P. Prakash Reddy
    Multimedia Tools and Applications, 2024, 83 : 23297 - 23309
  • [5] High-speed low power energy efficient 1-trit multiplier with less number of CNTFETs
    Musala, Sarada
    Gajula, Ramana Murthy
    Reddy, S. V. Raghu Sekhar
    Reddy, P. Prakash
    MULTIMEDIA TOOLS AND APPLICATIONS, 2023, 83 (8) : 23297 - 23309
  • [6] Energy-Efficient Power Allocation in Cloud Radio Access Network of High-Speed Railway
    Li, Shichao
    Zhu, Gang
    Lin, Siyu
    Gao, Qian
    Xu, Shengfeng
    Xiong, Lei
    2016 IEEE 83RD VEHICULAR TECHNOLOGY CONFERENCE (VTC SPRING), 2016,
  • [7] An Efficient MIMO Channel Model for LTE-R Network in High-Speed Train Environment
    Yang, Jingya
    Ai, Bo
    Salous, Sana
    Guan, Ke
    He, Danping
    Shi, Guowei
    Zhong, Zhangdui
    IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2019, 68 (04) : 3189 - 3200
  • [8] An Energy-Efficient Embedded Deep Neural Network Processor for High Speed Visual Attention in Mobile Vision Recognition SoC
    Park, Seongwook
    Hong, Injoon
    Park, Junyoung
    Yoo, Hoi-Jun
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (10) : 2380 - 2388
  • [9] An MTJ-Based Nonvolatile Associative Memory Architecture With Intelligent Power-Saving Scheme for High-Speed Low-Power Recognition Application
    Ma, Yitao
    Shibata, Tadashi
    Endoh, Tetsuo
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1248 - 1251
  • [10] Convolutional Neural Network-based Fast and Accurate Irregular Shape Power/Ground Plane Impedance Estimation Method for High-Speed Signaling
    Kim, Keunwoo
    Lho, Daehwan
    Park, Hyunwook
    Son, Keeyoung
    Kim, Seongguk
    Park, Shnyoung
    Sim, Boogyo
    Kim, Subin
    Kim, Joungho
    2020 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION (NEMO 2020), 2020,