5 GHz Phase-Locked Loop With a Phase-Adjusting Function

被引：2

作者：

Kuo, Yue-Fang ^{[1
]}

Kuo, Ying-Yan ^{[2
]}

Lin, Jia-Chuan ^{[2
]}

机构：

[1] Yuan Ze Univ, Dept Elect Engn, Taoyuan City 320315, Taiwan

[2] Natl Taipei Univ, Elect Engn Dept, New Taipei City 23741, Taiwan

来源：

IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS | 2023年 / 33卷 / 05期

关键词：

Phase locked loops; Voltage-controlled oscillators; Voltage control; Delays; Voltage; Phase frequency detectors; Semiconductor device measurement; CMOS process; frequency synthesizer; phase-locked loop (PLL); ARRAY; PLL;

D O I：

10.1109/LMWT.2023.3234657

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The design of a 5 GHz phase-locked loop (PLL) with a phase-adjusting function is presented. The voltage-controlled delay line (VCDL) is proposed to adjust the feedback signal phase by an externally controlled voltage. The output phase difference of multi-PLLs can be shifted from 0(?) to 98.6(?), when the propagation delay of VCDL is 0.41 and 4.75 ns, respectively. The proposed PLL was fabricated in TSMC 0.18-mu m CMOS process and supplied at 1.8 V with a power dissipation of 16.38 mW. The locking time is less than 2 mu s under the different controlled voltage ranges of VCDL.

引用

页码：583 / 586

页数：4

共 50 条

[1] A 5-GHz injection-locked phase-locked loop
Plessas, F
Kalivas, G
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2005, 46 (01) : 80 - 84
[2] A 20 GHz optoelectronic phase-locked loop
Vehovc, Samo
Elektrotehniski Vestnik/Electrotechnical Review, 2001, 68 (05): : 300 - 305
[3] A subharmonically injected phase-locked loop for 5-GHz applications
Plessas, Fotis
Kalivas, Grigorios
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2006, 48 (11) : 2158 - 2162
[4] Analysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop
Handique, J.
Bezboruah, T.
WORLD CONGRESS ON ENGINEERING - WCE 2013, VOL II, 2013, : 1047 - +
[5] A phase-locked loop
Shahruz, SM
REVIEW OF SCIENTIFIC INSTRUMENTS, 2001, 72 (03): : 1888 - 1892
[6] PHASE-LOCKED LOOP
MCLEAN, D
CONTROL, 1967, 11 (109): : 339 - &
[7] A 2 V 1.6 GHz BJT phase-locked loop
Chen, WZ
Wu, JT
IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 563 - 566
[8] A 9.2 GHz Digital Phase-Locked Loop With Peaking-Free Transfer Function
Ryu, Sigang
Yeo, Hwanseok
Lee, Yoontaek
Son, Seuk
Kim, Jaeha
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (08) : 1773 - 1784
[9] A 5 GHz 90-nm CMOS all digital phase-locked loop
Lu, Ping
Sjoland, Henrik
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 66 (01) : 49 - 59
[10] A 5 GHz 90-nm CMOS all digital phase-locked loop
Ping Lu
Henrik Sjöland
Analog Integrated Circuits and Signal Processing, 2011, 66 : 49 - 59

← 1 2 3 4 5 →