Hierarchical Neural Memory Network for Low Latency Event Processing

被引:0
|
作者
Hamaguchi, Ryuhei [1 ]
Furukawa, Yasutaka [2 ]
Onishi, Masaki [1 ]
Sakurada, Ken [1 ]
机构
[1] Natl Inst Adv Ind Sci & Technol, Tokyo, Japan
[2] Simon Fraser Univ, Burnaby, BC, Canada
关键词
D O I
10.1109/CVPR52729.2023.02190
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper proposes a low latency neural network architecture for event-based dense prediction tasks. Conventional architectures encode entire scene contents at a fixed rate regardless of their temporal characteristics. Instead, the proposed network encodes contents at a proper temporal scale depending on its movement speed. We achieve this by constructing temporal hierarchy using stacked latent memories that operate at different rates. Given low latency event steams, the multi-level memories gradually extract dynamic to static scene contents by propagating information from the fast to the slow memory modules. The architecture not only reduces the redundancy of conventional architectures but also exploits long-term dependencies. Furthermore, an attention-based event representation efficiently encodes sparse event streams into the memory cells. We conduct extensive evaluations on three event-based dense prediction tasks, where the proposed approach outperforms the existing methods on accuracy and latency, while demonstrating effective event and image fusion capabilities. The code is available at https://hamarh.github.io/hmnet/.
引用
收藏
页码:22867 / 22876
页数:10
相关论文
共 50 条
  • [1] Low latency complex event processing on parallel hardware
    Cugola, Gianpaolo
    Margara, Alessandro
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2012, 72 (02) : 205 - 218
  • [2] A simple, high speed, low latency Reflective Memory Network for parallel processing systems
    Arendt, LH
    [J]. UNIVERSITY AND INDUSTRY - PARTNERS IN SUCCESS, CONFERENCE PROCEEDINGS VOLS 1-2, 1998, : 209 - 212
  • [3] Ultra-Low-Latency Distributed Deep Neural Network over Hierarchical Mobile Networks
    Chang, Jen-I
    Kuo, Jian-Jhih
    Lin, Chi-Han
    Chen, Wen-Tsuen
    Sheu, Jang-Ping
    [J]. 2019 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM), 2019,
  • [4] A Neural Network Model of the Entorhinal Cortex and Hippocampus for Event-Order Memory Processing
    Nakagawa, Hiroki
    Tateno, Katsumi
    Takada, Kensuke
    Morie, Takashi
    [J]. IEEE ACCESS, 2022, 10 : 43003 - 43012
  • [5] Predictable Low-Latency Event Detection With Parallel Complex Event Processing
    Mayer, Ruben
    Koldehofe, Boris
    Rothermel, Kurt
    [J]. IEEE INTERNET OF THINGS JOURNAL, 2015, 2 (04): : 274 - 286
  • [6] A HIERARCHICAL NEURAL NETWORK MODEL FOR ASSOCIATIVE MEMORY
    FUKUSHIMA, K
    [J]. BIOLOGICAL CYBERNETICS, 1984, 50 (02) : 105 - 113
  • [7] Hierarchical Attention Neural Network for Event Types to Improve Event Detection
    Jin, Yanliang
    Ye, Jinjin
    Shen, Liquan
    Xiong, Yong
    Fan, Lele
    Zang, Qingfu
    [J]. SENSORS, 2022, 22 (11)
  • [8] Low Latency Network Traffic Processing with Commodity Hardware
    Runge, Torsten M.
    Beifuss, Alexander
    Wolfinger, Bernd E.
    [J]. PROCEEDINGS OF THE 2015 INTERNATIONAL SYMPOSIUM ON PERFORMANCE EVALUATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (SPECTS), 2015,
  • [9] Memory level neural network: A time-varying neural network for memory input processing
    Gong, Chao
    Zhou, Xianwei
    Lu, Xing
    Lin, Fuhong
    [J]. NEUROCOMPUTING, 2021, 425 : 256 - 265
  • [10] HIERARCHICAL NEURAL NETWORK MODEL FOR ASSOCIATIVE MEMORY.
    Fukushima, Kunihiko
    [J]. 1600, (66):