Floating-Point Number Scalar Product Hardware Implementation for Embedded Systems

被引：0
|
作者：
Tsmots, Ivan [1 ]
Rabyk, Vasyl [2 ]
Teslyuk, Vasyl [1 ]
Opotyak, Yurii [1 ]
机构：
[1] Lviv Polytech Natl Univ, Dept Automated Control Syst, Lvov, Ukraine
[2] Ivan Franko Natl Univ Lviv, Dept Radiophys & Comp Technol, Lvov, Ukraine
来源：
2023 17TH INTERNATIONAL CONFERENCE ON THE EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS, CADSM | 2023年
关键词：
neuro-like network; dot product; macro product table; floating point numbers; FPGA EP3C16F484C6; simulation; timing diagrams;
D O I：
10.1109/CADSM58174.2023.10076502
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
An algorithm for calculating the scalar product of operands in floating-point format using a table-algorithmic method and an algorithm for forming tables of macro- partial products are proposed. The Calc_T_MPP program, which forms tables of macropartial products, was implemented in the C language on a Raspberry Pi 4 based embedded system. The structure of the scalar product calculation component was developed and implemented using the hardware programming language VHDL in the development environment Quartus II ver. 13.1. The simulation of the Block_SP component and the estimation of the time of calculation of the scalar product by it were carried out.
引用
收藏
页数：5
相关论文
共 50 条
  • [1] HARDWARE IMPLEMENTATION OF A FAST FLOATING-POINT ADDER FOR EMBEDDED SYSTEMS
    Cetin, Onursal
    Olmez, Emre
    Temurtas, Feyzullah
    Koklukaya, Etem
    [J]. ELECTRONICS WORLD, 2014, 120 (1938): : 16 - 22
  • [2] A Hardware Implementation of the PID Algorithm Using Floating-Point Arithmetic
    Kulisz, Jozef
    Jokiel, Filip
    [J]. ELECTRONICS, 2024, 13 (08)
  • [3] FPGA Implementation of a Decimal Floating-Point Accurate Scalar Product Unit with a Parallel Fixed-Point Multiplier
    Baesler, Malte
    Teufel, Thomas
    [J]. 2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 6 - 11
  • [4] Custom floating-point unit generation for embedded systems
    Chong, Yee Jern
    Parameswaran, Sri
    [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009, 28 (01) : 638 - 650
  • [5] Custom Floating-Point Unit Generation for Embedded Systems
    Chong, Yee Jern
    Parameswaran, Sri
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (05) : 638 - 650
  • [6] Tunable Floating-Point for Embedded Machine Learning Algorithms Implementation
    Franceschi, Marta
    Nannarelli, Alberto
    Valle, Maurizio
    [J]. 15TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2018), 2018, : 89 - 92
  • [7] PRECISION ATTAINABLE WITH VARIOUS FLOATING-POINT NUMBER SYSTEMS
    BRENT, RP
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1973, C 22 (06) : 601 - 607
  • [8] FLOATING-POINT NUMBERS IN RESIDUE NUMBER-SYSTEMS
    CHIANG, JS
    LU, M
    [J]. COMPUTERS & MATHEMATICS WITH APPLICATIONS, 1991, 22 (10) : 127 - 140
  • [9] FLOATING-POINT NUMBER LISP
    UMEMURA, K
    [J]. SOFTWARE-PRACTICE & EXPERIENCE, 1991, 21 (10): : 1015 - 1026
  • [10] Floating-point accelerator for biometric recognition on FPGA embedded systems
    Canto-Navarro, E.
    Lopez-Garcia, M.
    Ramos-Lara, R.
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2018, 112 : 20 - 34
12345