Latency-Aware Accelerator of SIMECK Lightweight Block Cipher

被引:1
|
作者
Alharbi, Adel R. [1 ]
Tariq, Hassan [2 ]
Aljaedi, Amer [1 ]
Aljuhni, Abdullah [1 ]
机构
[1] Univ Tabuk, Coll Comp & Informat Technol, Tabuk 71491, Saudi Arabia
[2] Univ Management & Technol UMT, Sch Engn, Dept Elect Engn, Lahore 5770, Pakistan
来源
APPLIED SCIENCES-BASEL | 2023年 / 13卷 / 01期
关键词
cryptography; lightweight; block cipher; SIMECK; RFID; WSNs; IoTs; ARCHITECTURE; PROCESSOR; HARDWARE; DESIGN;
D O I
10.3390/app13010161
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
This article presents a latency-optimized implementation of the SIMECK lightweight block cipher on a field-programmable-gate-array (FPGA) platform with a block and key lengths of 32 and 64 bits. The critical features of our architecture include parallelism, pipelining, and a dedicated controller. Parallelism splits the digits of the key and data blocks into smaller segments. Then, we use each segmented key and data block in parallel for encryption and decryption computations. Splitting key and data blocks helps reduce the required clock cycles. A two-stage pipelining is used to shorten the critical path and to improve the clock frequency. A dedicated controller is implemented to provide control functionalities. For the performance evaluation of our design, we report implementation results for two different cases on Xilinx 7-series FPGA devices. For our case one, the proposed architecture can operate on 382, 379, and 388 MHz frequencies for Kintex-7, Virtex-7, and Artix-7 devices. On the same Kintex-7, Virtex-7, and Artix-7 devices, the utilized Slices are 49, 51, and 50. For one encryption and decryption computation, our design takes 16 clock cycles. The minimum power consumption is 172 mW on the Kintex-7 device. For the second case, we targeted the same circuit frequency of 50 MHz for synthesis on Kintex-7, Virtex-7, and Artix-7 devices. With minimum hardware resource utilization (51 Slices), the least consumed power of 13.203 mW is obtained for the Kintex-7 device. For proof-of-concept, the proposed SIMECK design is validated on the NEXYS 4 FPGA with the Artix-7 device. Consequently, the implementation results reveal that the proposed architecture is suitable for many resource-constrained cryptographic applications.
引用
收藏
页数:18
相关论文
共 50 条
  • [1] Efficient hardware implementation of SIMECK lightweight block cipher
    Kumari S.
    Mishra Z.
    Acharya B.
    [J]. International Journal of High Performance Systems Architecture, 2023, 11 (03) : 129 - 136
  • [2] Multiple Rounds Aware Power Analysis Attack for a Lightweight Cipher SIMECK
    Yoshikawa, Masaya
    Nozaki, Yusuke
    Asahi, Kensaku
    [J]. PROCEEDINGS 2016 IEEE SECOND INTERNATIONAL CONFERENCE ON BIG DATA COMPUTING SERVICE AND APPLICATIONS (BIGDATASERVICE 2016), 2016, : 252 - 256
  • [3] Hardware Implementation of Simeck Cipher as a Lightweight Hash Function
    Bhoyar, Prachin
    Dhok, Sanjay
    Deshmukh, Raghavendra
    [J]. ADVANCES IN VLSI, COMMUNICATION, AND SIGNAL PROCESSING, 2020, 587 : 125 - 131
  • [4] Double-Rounds-Driven Electromagnetic Analysis Attack for a Lightweight Block Cipher Simeck and its Evaluation
    Nozaki, Yusuke
    Ikezaki, Yoshiya
    Yoshikawa, Masaya
    [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2017, 100 (12) : 29 - 38
  • [5] The Simeck Family of Lightweight Block Ciphers
    Yang, Gangqiang
    Zhu, Bo
    Suder, Valentin
    Aagaard, Mark D.
    Gong, Guang
    [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2015, 2015, 9293 : 307 - 329
  • [6] Latency-Aware Collaborative Perception
    Lei, Zixing
    Ren, Shunli
    Hu, Yue
    Zhang, Wenjun
    Chen, Siheng
    [J]. COMPUTER VISION - ECCV 2022, PT XXXII, 2022, 13692 : 316 - 332
  • [7] Forgery Attack on LightMAC Hash Function Scheme using SIMECK 32/64 Lightweight Block Cipher
    Darumaya, T. A.
    Susanti, B. H.
    [J]. INTERNATIONAL CONFERENCE ON DESIGN, ENGINEERING AND COMPUTER SCIENCES, 2018, 453
  • [8] IoVCipher: A low-latency lightweight block cipher for internet of vehicles
    Huang, Xiantong
    Li, Lang
    Zhang, Hong
    Yang, Jinling
    Kuang, Juanli
    [J]. AD HOC NETWORKS, 2024, 160
  • [9] LTLBC: a low-latency lightweight block cipher for internet of things
    Sun, Wei
    Li, Lang
    Huang, Xiantong
    [J]. CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2024, 27 (07): : 9783 - 9794
  • [10] Lightweight, latency-aware routing for data compression in wireless sensor networks with heterogeneous traffics
    Wang, You-Chiun
    Wei, Chia-Ting
    [J]. WIRELESS COMMUNICATIONS & MOBILE COMPUTING, 2016, 16 (09): : 1035 - 1049