A Regular Pattern of Timestamps Between Machines with Built-in System Time

被引:0
|
作者
Wirastuti, Ni Made Ary Esta Dewi [1 ]
Saputra, Komang Oka [1 ]
Teng, Wei -Chung [2 ]
机构
[1] Udayana Univ, Fac Engn, Study Program Elect Engn, Bali, Indonesia
[2] Natl Taiwan Univ Sci & Technol, Dept Comp Sci & Informat Engn, Taipei, Taiwan
关键词
Index Terms; Clock skew; dotted lines; time resolution; times; tamps; windows time; Calling system time; CLOCK SKEW; SYNCHRONIZATION;
D O I
10.24138/jcomss-2022-0130
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
paper studied the effect of 15.6 ms time resolution where the collected timestamps are in a form of parallel dotted lines, instead of one straight line like in classical case. The dotted lines made the clock skew measurement of two devices to become incorrect as the measurement which normally follow the cluster of offsets but now follow the parallel dotted lines. Dotted lines pattern is required in order to understand how to correct the clock skew measurement on data containing dotted lines. To model the dotted lines pattern is through Dotted lines Grouping Method, a tools to find the characteristics of the dotted lines. The dotted lines grouping method was then tested data obtained from wired and wireless communication of two similar devices. The dotted line grouping method results equal maximum number of dot of 10 for both data, which indicated the robustness of the dotted lines grouping method.
引用
收藏
页码:126 / 135
页数:10
相关论文
共 50 条
  • [1] On Repairing Timestamps for Regular Interval Time Series
    Fang, Chenguang
    Song, Shaoxu
    Mei, Yinan
    PROCEEDINGS OF THE VLDB ENDOWMENT, 2022, 15 (09): : 1848 - 1860
  • [2] A Built-in Test Pattern Generator
    闵应骅
    韩智德
    Journal of Computer Science and Technology, 1986, (04) : 62 - 74
  • [3] BUILT-IN TEST OF CMOS STATE MACHINES WITH REALISTIC FAULTS - A SYSTEM PERSPECTIVE
    KATOOZI, M
    SOMA, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (02) : 482 - 489
  • [4] BUILT-IN TEST OF CMOS STATE MACHINES WITH REALISTIC FAULTS - A SYSTEM PERSPECTIVE
    KATOOZI, M
    SOMA, M
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 667 - 670
  • [5] A built-in support system
    Fornara, J
    VETERINARY ECONOMICS, 2000, : 6 - 8
  • [6] DESIGN OF A DATA PROCESSING SYSTEM WITH BUILT-IN TIME-SHARING
    OBLONSKY, J
    SVOBODA, A
    COMMUNICATIONS OF THE ACM, 1962, 5 (06) : 325 - 325
  • [7] Deterministic built-in pattern generation for sequential circuits
    Iyengar, V
    Chakrabarty, K
    Murray, BT
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 15 (1-2): : 97 - 114
  • [8] Deterministic built-in test with neighborhood pattern generator
    Nakao, M
    Kiyoshige, Y
    Natsume, K
    Hatayama, K
    Fukumoto, S
    Iwasaki, K
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2002, E85D (05): : 874 - 883
  • [9] Deterministic Built-in Pattern Generation for Sequential Circuits
    Vikram Iyengar
    Krishnendu Chakrabarty
    Brian T. Murray
    Journal of Electronic Testing, 1999, 15 : 97 - 114
  • [10] Enabling run-time system verification through built-in testing
    Brenner, Daniel
    TAIC PART - TESTING: ACADEMIC & INDUSTRIAL CONFERENCE - PRACTICE AND RESEARCH TECHNIQUES, PROCEEDINGS, 2006, : 131 - 134