COPPER: a combinatorial optimization problem solver with processing-in-memory architecture

被引:2
|
作者
Wang, Qiankun [1 ]
Li, Xingchen [2 ,3 ]
Wu, Bingzhe [4 ]
Yang, Ke [3 ]
Hu, Wei [5 ]
Sun, Guangyu [3 ,6 ,7 ]
Yang, Yuchao [3 ]
机构
[1] Peking Univ, Sch Software & Microelect, Beijing 100871, Peoples R China
[2] Peking Univ, Sch Comp Sci, Beijing 100871, Peoples R China
[3] Peking Univ, Sch Integrated Circuits, Beijing 100871, Peoples R China
[4] Tencent AI Lab, Shenzhen 518057, Peoples R China
[5] Fuzhou Univ, Coll Phys & Informat Engn, Fuzhou 350116, Peoples R China
[6] Beijing Adv Innovat Ctr Integrated Circuits, Beijing 100871, Peoples R China
[7] Beijing Acad Artificial Intelligence, Beijing 100080, Peoples R China
基金
中国国家自然科学基金;
关键词
Combinatorial optimization; Chaotic simulated annealing; Processing-in-memory; TP389; 1;
D O I
10.1631/FITEE.2200463
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The combinatorial optimization problem (COP), which aims to find the optimal solution in discrete space, is fundamental in various fields. Unfortunately, many COPs are NP-complete, and require much more time to solve as the problem scale increases. Troubled by this, researchers may prefer fast methods even if they are not exact, so approximation algorithms, heuristic algorithms, and machine learning have been proposed. Some works proposed chaotic simulated annealing (CSA) based on the Hopfield neural network and did a good job. However, CSA is not something that current general-purpose processors can handle easily, and there is no special hardware for it. To efficiently perform CSA, we propose a software and hardware co-design. In software, we quantize the weight and output using appropriate bit widths, and then modify the calculations that are not suitable for hardware implementation. In hardware, we design a specialized processing-in-memory hardware architecture named COPPER based on the memristor. COPPER is capable of efficiently running the modified quantized CSA algorithm and supporting the pipeline further acceleration. The results show that COPPER can perform CSA remarkably well in both speed and energy.
引用
收藏
页码:731 / 741
页数:11
相关论文
共 50 条
  • [1] COPPER: a combinatorial optimization problem solver with processing-in-memory architectureCOPPER: 具有存内计算架构的组合优化问题求解器
    Qiankun Wang
    Xingchen Li
    Bingzhe Wu
    Ke Yang
    Wei Hu
    Guangyu Sun
    Yuchao Yang
    Frontiers of Information Technology & Electronic Engineering, 2023, 24 : 731 - 741
  • [2] Optimization of OLAP In-Memory Database Management Systems with Processing-In-Memory Architecture
    Hosseinzadeh, Shima
    Parvaresh, Amirhossein
    Fey, Dietmar
    ARCHITECTURE OF COMPUTING SYSTEMS, ARCS 2023, 2023, 13949 : 264 - 278
  • [3] PIMCH: Cooperative Memory Prefetching in Processing-In-Memory Architecture
    Xui, Sheng
    Wang, Ying
    Han, Yinhe
    Li, Xiaowei
    2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 209 - 214
  • [4] Active Memory Cube: A processing-in-memory architecture for exascale systems
    Nair, R.
    Antao, S. F.
    Bertolli, C.
    Bose, P.
    Brunheroto, J. R.
    Chen, T.
    Cher, C. -Y.
    Costa, C. H. A.
    Doi, J.
    Evangelinos, C.
    Fleischer, B. M.
    Fox, T. W.
    Gallo, D. S.
    Grinberg, L.
    Gunnels, J. A.
    Jacob, A. C.
    Jacob, P.
    Jacobson, H. M.
    Karkhanis, T.
    Kim, C.
    Moreno, J. H.
    O'Brien, J. K.
    Ohmacht, M.
    Park, Y.
    Prener, D. A.
    Rosenburg, B. S.
    Ryu, K. D.
    Sallenave, O.
    Serrano, M. J.
    Siegl, P. D. M.
    Sugavanam, K.
    Sura, Z.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2015, 59 (2-3)
  • [5] Reconfigurable Processing-in-Memory Architecture for Data Intensive Applications
    Bavikadi, Sathwika
    Sutradhar, Purab Ranjan
    Ganguly, Amlan
    Dinakarrao, Sai Manoj Pudukotai
    PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 222 - 227
  • [6] Study on Processing-in-Memory Technology based on Dataflow Architecture
    Choi, Kyu Hyun
    Hwang, Taeho
    2022 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2022,
  • [7] Exploiting Parallelism for Convolutional Connections in Processing-In-Memory Architecture
    Wang, Yi
    Zhang, Mingxu
    Yang, Jing
    PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [8] A Customized Processing-in-Memory Architecture for Biological Sequence Alignment
    Akbari, Nasrin
    Modarressi, Mehdi
    Daneshtalab, Masoud
    Loni, Mohammad
    2018 IEEE 29TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2018, : 158 - 165
  • [9] GraphH: A Processing-in-Memory Architecture for Large-Scale Graph Processing
    Dai, Guohao
    Huang, Tianhao
    Chi, Yuze
    Zhao, Jishen
    Sun, Guangyu
    Liu, Yongpan
    Wang, Yu
    Xie, Yuan
    Yang, Huazhong
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (04) : 640 - 653
  • [10] Implementation of a Low-Overhead Processing-in-Memory Architecture
    Jang, Young-Jong
    Kim, Byung-Soo
    Kim, Dong-Sun
    Hwang, Tae-ho
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 185 - 186