ClaPIM: Scalable Sequence Classification Using Processing-in-Memory

被引:1
|
作者
Khalifa, Marcel [1 ]
Hoffer, Barak [1 ]
Leitersdorf, Orian [1 ]
Hanhan, Robert [1 ]
Perach, Ben [1 ]
Yavits, Leonid [2 ]
Kvatinsky, Shahar [1 ]
机构
[1] Technion Israel Inst Technol, Andrew & Erna Viterbi Fac Elect & Comp Engn, IL-3200003 Haifa, Israel
[2] Bar Ilan Univ, Alexander Kofkin Fac Engn, IL-5290002 Ramat Gan, Israel
基金
欧洲研究理事会;
关键词
Accelerator; approximate string matching; bioinformatics; deoxyribonucleic acid (DNA) classification; processing-in-memory (PIM);
D O I
10.1109/TVLSI.2023.3293038
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Deoxyribonucleic acid (DNA) sequence classification is a fundamental task in computational biology with vast implications for applications such as disease prevention and drug design. Therefore, fast high-quality sequence classifiers are significantly important. This article introduces ClaPIM, a scalable DNA sequence classification architecture based on the emerging concept of hybrid in-crossbar and near-crossbar memristive processing-in-memory (PIM). We enable efficient and high-quality classification by uniting the filter and search stages within a single algorithm. Specifically, we propose a custom filtering technique that drastically narrows the search space and a search approach that facilitates approximate string matching through a distance function. ClaPIM is the first PIM architecture for scalable approximate string matching that benefits from the high density of memristive crossbar arrays and the massive computational parallelism of PIM. Compared with Kraken2, a state-of-the-art software classifier, ClaPIM provides significantly higher classification quality (up to 20x improvement in F1 score) and also demonstrates a 1.8x throughput improvement. Compared with edit distance tolerant approximate matching (EDAM), a recently proposed static random-access memory (SRAM)-based accelerator that is restricted to small datasets, we observe both a 30.4x improvement in normalized throughput per area and a 7% increase in classification precision.
引用
收藏
页码:1347 / 1357
页数:11
相关论文
共 50 条
  • [1] A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing
    Ahn, Junwhan
    Hong, Sungpack
    Yoo, Sungjoo
    Mutlu, Onur
    Choi, Kiyoung
    2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2015, : 105 - 117
  • [2] A Customized Processing-in-Memory Architecture for Biological Sequence Alignment
    Akbari, Nasrin
    Modarressi, Mehdi
    Daneshtalab, Masoud
    Loni, Mohammad
    2018 IEEE 29TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2018, : 158 - 165
  • [3] vPIM: Efficient Virtual Address Translation for Scalable Processing-in-Memory Architectures
    Fatima, Amel
    Liu, Sihang
    Seemakhup, Korakit
    Ausavarungnirun, Rachata
    Khan, Samira
    2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
  • [4] A framework for high-throughput sequence alignment using real processing-in-memory systems
    Diab, Safaa
    Nassereldine, Amir
    Alser, Mohammed
    Luna, Juan Gomez
    Mutlu, Onur
    El Hajj, Izzat
    BIOINFORMATICS, 2023, 39 (05)
  • [5] Database Processing-in-Memory: A Vision
    Kepe, Tiago R.
    Almeida, Eduardo C.
    Alves, Marco A. Z.
    Meira, Jorge A.
    DATABASE AND EXPERT SYSTEMS APPLICATIONS, PT I, 2019, 11706 : 418 - 428
  • [6] Processing-in-Memory with Temporal Encoding
    Sakib, Mohammad Nazmus
    Sreekumar, Rahul
    Zhu, Xinyuan
    Tracy, Tommy, II
    Stan, Mircea R.
    2022 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2022), 2022, : 56 - 61
  • [7] Real Processing-In-Memory with Memristive Memory Processing Unit
    Kvatinsky, Shahar
    SECURITY, PRIVACY, AND APPLIED CRYPTOGRAPHY ENGINEERING, SPACE 2019, 2019, 11947 : 5 - 8
  • [8] Processing-in-Memory Using Optically-Addressed Phase Change Memory
    Yang, Guowei
    Demirkiran, Cansu
    Kizilates, Zeynep Ece
    Ocampo, Carlos A. Rios
    Coskun, Ayse K.
    Joshi, Ajay
    2023 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, ISLPED, 2023,
  • [9] Scalable Reasoning and Sensing Using Processing-In-Memory With Hybrid Spin/CMOS-Based Analog/Digital Blocks
    Hossain, Mousam
    Tatulian, Adrian
    Sheikhfaal, Shadi
    Thummala, Harshavardhana R.
    DeMara, Ronald F.
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2023, 11 (02) : 343 - 357
  • [10] Real Processing-in-Memory with Memristive Memory Processing Unit (mMPU)
    Kvatinsky, Shahar
    2019 IEEE 30TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2019), 2019, : 142 - 148