Patronus: High-Performance and Protective Remote Memory

被引:0
|
作者
Yan, Bin [1 ]
Lu, Youyou [1 ]
Wang, Qing [1 ]
Xie, Minhui [1 ]
Shu, Jiwu [1 ]
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing, Peoples R China
基金
国家重点研发计划; 中国国家自然科学基金;
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
RDMA-enabled remote memory (RM) systems are gaining popularity with improved memory utilization and elasticity. However, since it is commonly believed that fine-grained RDMA permission management is impractical, existing RM systems forgo memory protection, an indispensable property in a real-world deployment. In this paper, we propose PATRONUS, an RM system that can simultaneously offer protection and high performance. PATRONUS introduces a fast permission management mechanism by exploiting advanced RDMA hardware features with a set of elaborate software techniques. Moreover, to retain the high performance under exception scenarios (e.g., client failures, illegal access), PATRONUS attaches microsecond-scaled leases to permission and reserves spare RDMA resources for fast recovery. We evaluate PATRONUS over two one-sided data structures and two function-as-a-service (FaaS) applications. The experiment shows that the protection only brings 2.4% to 27.7% overhead among all the workloads and our system performs at most x5.2 than the best competitor.
引用
收藏
页码:315 / 330
页数:16
相关论文
共 50 条
  • [1] Photon: Remote Memory Access Middleware for High-Performance Runtime Systems
    Kissel, Ezra
    Swany, Martin
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2016, : 1736 - 1743
  • [2] Remote high-performance visualization and collaboration
    Friesen, JA
    Tarman, TD
    IEEE COMPUTER GRAPHICS AND APPLICATIONS, 2000, 20 (04) : 45 - 49
  • [3] A HIGH-PERFORMANCE BUBBLE MEMORY CHIP
    TAO, LJ
    DESOUCHES, AM
    HANNON, DM
    HOLMES, RD
    IEEE TRANSACTIONS ON MAGNETICS, 1983, 19 (05) : 1832 - 1834
  • [4] A HIGH-PERFORMANCE SI MEMORY CELL
    LEENAERTS, DMW
    LEEUWENBURGH, AJ
    PERSOON, GG
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (11) : 1404 - 1407
  • [5] Simulation of High-Performance Memory Allocators
    Risco-Martin, Jose L.
    Manuel Colmenar, J.
    Atienza, David
    Ignacio Hidalgo, J.
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 275 - 282
  • [6] Composing high-performance memory allocators
    Berger, ED
    Zorn, BG
    McKinley, KS
    ACM SIGPLAN NOTICES, 2001, 36 (05) : 114 - 124
  • [7] HIGH-PERFORMANCE VLSI MEMORY SYSTEM
    LOB, CG
    REED, MJ
    FUCETOLA, JP
    LUDWIG, MA
    HEWLETT-PACKARD JOURNAL, 1983, 34 (08): : 14 - 20
  • [8] Simulation of high-performance memory allocators
    Risco-Martin, Jose L.
    Manuel Colmenar, J.
    Atienza, David
    Ignacio Hidalgo, J.
    MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (08) : 755 - 765
  • [9] High-performance concrete engineered for protective barriers
    Dancygier, Avraham N.
    PHILOSOPHICAL TRANSACTIONS OF THE ROYAL SOCIETY A-MATHEMATICAL PHYSICAL AND ENGINEERING SCIENCES, 2017, 375 (2085):
  • [10] High-performance weather-protective flashings
    Liso, KR
    Kvande, T
    Thue, JV
    BUILDING RESEARCH AND INFORMATION, 2005, 33 (01): : 41 - 54