Design Space Exploration for CNN Offloading to FPGAs at the Edge

被引:0
|
作者
Korol, Guilherme [1 ]
Jordan, Michael Guilherme [1 ]
Rutzig, Mateus Beck [2 ]
Castrillon, Jeronimo [3 ,4 ]
Schneider Beck, Antonio Carlos [1 ]
机构
[1] Univ Fed Rio Grande do Sul UFRGS, Inst Informat, Porto Alegre, Brazil
[2] Univ Fed Santa Maria UFSM, Elect & Comp Dept, Santa Maria, Brazil
[3] Tech Univ Dresden, Ctr Adv Elect Dresden, Dresden, Germany
[4] Ctr Scalable Data Analyt & Artificial Intelligenc, Dresden, Germany
基金
巴西圣保罗研究基金会;
关键词
Edge Computing; IoT; Offloading; CNN; FPGA;
D O I
10.1109/ISVLSI59464.2023.10238644
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
AI-based IoT applications relying on heavy-load deep learning algorithms like CNNs challenge IoT devices that are restricted in energy or processing capabilities. Edge computing offers an alternative by allowing the data to get offloaded to so-called edge servers with hardware more powerful than IoT devices and physically closer than the cloud. However, the increasing complexity of data and algorithms and diverse conditions make even powerful devices, such as those equipped with FPGAs, insufficient to cope with the current demands. In this case, optimizations in the algorithms, like pruning and early-exit, are mandatory to reduce the CNNs computational burden and speed up inference processing. With that in mind, we propose ExpOL, which combines the pruning and early-exit CNN optimizations in a system-level FPGA-based IoT-Edge design space exploration. Based on a user-defined multi-target optimization, ExpOL delivers designs tailored to specific application environments and user needs. When evaluated against state-of-the-art FPGA-based accelerators (either local or offloaded), designs produced by ExpOL are more power-efficient (by up to 2x) and process inferences at higher user quality of experience (by up to 12.5%).
引用
收藏
页码:276 / 281
页数:6
相关论文
共 50 条
  • [1] Hierarchical Design Space Exploration for Distributed CNN Inference at the Edge
    Guo, Xiaotian
    Pimentel, Andy D.
    Stefanov, Todor
    MACHINE LEARNING AND PRINCIPLES AND PRACTICE OF KNOWLEDGE DISCOVERY IN DATABASES, ECML PKDD 2022, PT I, 2023, 1752 : 545 - 556
  • [2] Enabling MPSoC Design Space Exploration on FPGAs
    Shabbir, Ahsan
    Kumar, Akash
    Mesman, Bart
    Corporaal, Henk
    WIRELESS NETWORKS, INFORMATION PROCESSING AND SYSTEMS, 2008, 20 : 412 - 421
  • [3] DESIGN SPACE EXPLORATION OF PRESENT IMPLEMENTATIONS FOR FPGAS
    Sbeiti, Mohamad
    Silbermann, Michael
    Poschmann, Axel
    Paar, Christof
    2009 5TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2009, : 141 - 145
  • [4] CNN2Gate: An Implementation of Convolutional Neural Networks Inference on FPGAs with Automated Design Space Exploration
    Ghaffari, Alireza
    Savaria, Yvon
    ELECTRONICS, 2020, 9 (12) : 1 - 23
  • [5] Design Space Exploration for a DT-CNN
    Malki, Suleyman
    Spaanenburg, Lambert
    2008 11TH INTERNATIONAL WORKSHOP ON CELLULAR NEURAL NETWORKS AND THEIR APPLICATIONS, 2008, : 69 - 74
  • [6] Design space exploration for the integrated digital CNN camera
    Malki, Suleyman
    Spaanenburg, Lambert
    PROCEEDINGS OF THE 2008 1ST INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, 2008, : 107 - 110
  • [7] ZIP-CNN: Design Space Exploration for CNN Implementation within a MCU
    Garbay, Thomas
    Hachicha, Khalil
    Dobias, Petr
    Pinna, Andrea
    Hocine, Karim
    Dron, Wilfried
    Lusich, Pedro
    Khalis, Imane
    Granado, Bertrand
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2025, 24 (01)
  • [8] Exploiting Binary Translation for Fast ASIP Design Space Exploration on FPGAs
    Pomata, Sebastiano
    Meloni, Paolo
    Tuveri, Giuseppe
    Raffo, Luigi
    Lindwer, Menno
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 566 - 569
  • [9] Design space exploration for sparse matrix-matrix multiplication on FPGAs
    Lin, Colin Yu
    Wong, Ngai
    So, Hayden Kwok-Hay
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2013, 41 (02) : 205 - 219
  • [10] Pareto optimal design space exploration for accelerated CNN on FPGA
    Reggiani, Enrico
    Rabozzi, Marco
    Nestorov, Anna Maria
    Scolari, Alberto
    Stornaiulo, Luca
    Santambrogio, Marco D.
    2019 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2019, : 107 - 114