An Analog Neuron Circuit for Spiking Convolutional Neural Networks Based on Flash Array

被引:0
|
作者
Xiaofeng, Gu [1 ]
Yanhang, Liu [1 ]
Zhiguo, Yu [1 ]
Xiaoyu, Zhong [1 ]
Xuan, Chen [2 ]
Yi, Sun [1 ]
Hongbing, Pan [2 ]
机构
[1] Jiangnan Univ, Engn Res Ctr Internet Thing Technol Applicat, Dept Elect Engn, Minist Educ, Wuxi 214122, Peoples R China
[2] Nanjing Univ, Sch Elect Sci & Engn, Nanjing 210023, Peoples R China
关键词
Flash; Spiking Convolutional Neural Network(SCNN); Analog neuron circuit; Bit line clamp; High-speed readout; Reset by subtracting threshold voltage;
D O I
10.11999/JEIT211249
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, an Integrate-and-Fire (IF) analog readout neuron circuit is proposed for Spiking Convolutional Neural Network (SCNN) based on flash array. The circuit realizes the following functions: bit line voltage clamping, current readout, current subtraction, and integrate-and-fire. A current readout method is proposed to improve the current readout range and speed by increasing by-pass current. To avoid the loss of array information caused by the traditional analog neuron reset scheme, a reset scheme with subtracting threshold voltage is proposed, which improves the integrity of information and the accuracy of the neural network. The circuit is implemented in 55 nm Complementary Metal Oxide Semiconductor (CMOS) process. Simulation results show that when output current is 20 mu A and 0 mu A, the read speed can be accelerated 100% and 263.6% respectively; The neuron circuit works well. And test results show that, in the current output range of 0 similar to 20 mu A, the clamp voltage error is less than 0.2 mV and the fluctuation is less than 0.4 mV; The linearity of current subtraction can reach 99.9%. To study the performance of the analog neuron circuit, LeNet and AlexNet algorithm with circuit model for the recognition of the MNIST and CIFAR-10 database is tested. Test results illustrate that the neural network accuracy is improved by 1.4% and 38.8%.
引用
收藏
页码:116 / 124
页数:9
相关论文
共 18 条
  • [1] Introduction to Flash memory
    Bez, R
    Camerlenghi, E
    Modelli, A
    Visconti, A
    [J]. PROCEEDINGS OF THE IEEE, 2003, 91 (04) : 489 - 502
  • [2] Chen P.-Y., 2017, 2017 IEEE INT ELECT
  • [3] Chiu CC, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), P4774, DOI 10.1109/ICASSP.2018.8462105
  • [4] Chung S.-W., 2016, 2016 IEEE INT ELECT, DOI [10.1109/IEDM.2016.7838490, DOI 10.1109/IEDM.2016.7838490]
  • [5] EMER J., 2017, DESIGN EFFICIENT DEE, P1
  • [6] Guo X, 2017, INT EL DEVICES MEET
  • [7] A Novel Convolution Computing Paradigm Based on NOR Flash Array With High Computing Speed and Energy Efficiency
    Han, Runze
    Huang, Peng
    Xiang, Yachen
    Liu, Chen
    Dong, Zhen
    Su, Zhiqiang
    Liu, Yongbo
    Liu, Lu
    Liu, Xiaoyan
    Kang, Jinfeng
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (05) : 1692 - 1703
  • [8] Huang XY, 2021, IEEE ICC, DOI [10.1109/iWEM53379.2021.9790658, 10.1109/ICC42927.2021.9500846]
  • [9] KANG J F, 2015, 2015 IEEE INT ELECT, DOI [10.1109/IEDM.2015.7409634, DOI 10.1109/IEDM.2015.7409634]
  • [10] Deep learning
    LeCun, Yann
    Bengio, Yoshua
    Hinton, Geoffrey
    [J]. NATURE, 2015, 521 (7553) : 436 - 444