JACC-FPGA: A hardware accelerator for Jaccard similarity estimation using FPGAs in the cloud

被引:5
|
作者
Soto, Javier E. [1 ]
Hernandez, Cecilia [2 ,3 ]
Figueroa, Miguel [1 ]
机构
[1] Univ Concepcion, Elect Engn Dept, Concepcion, Chile
[2] Univ Concepcion, Comp Sci Dept, Concepcion, Chile
[3] Ctr Biotechnol & Bioengn CeBiB, Santiago, Chile
关键词
Hardware acceleration; Cloud computing; Field-programmable gate arrays; Streaming algorithms; Sketches; Genomics; GENOMICS; ALIGNMENT;
D O I
10.1016/j.future.2022.08.005
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Genomic similarity is a key metric in genomics, used in important tasks such as genome clustering and metagenomic profiling. One commonly-used approach is to treat each genome as a set of k-mers and to compute the Jaccard coefficient between each genome pair. However, computing the Jaccard coefficient between genomes in a large dataset is a computationally-challenging task. In this paper, we present an algorithm and accelerator architecture that uses an FPGA-as-a-service paradigm to compute the Jaccard similarity between pairs of genomes in large datasets using sketches and hardware acceleration in the cloud. The algorithm can compute the similarity between all genome pairs in the dataset, or it can use a selection criterion to reduce the amount of computation when only genome pairs with a Jaccard coefficient above a user-supplied threshold are of interest. After building the sketches, our heterogeneous accelerator can compute more than 96 million Jaccard coefficients per second running on an AWS EC2 f1.2xlarge instance with a Xilinx XCVU9P FPGA, which is 58 times faster than a state-of-the art software implementation that exploits SIMD instructions and thread-level parallelism on a compute-optimized EC2 c5.9xlarge instance with 36 hardware threads. The accelerator also computes similarities 27 times faster than a straightforward GPU-accelerated implementation of the Jaccard coefficient using sketches, and 4 times faster than an optimized GPU implementation of our algorithm, both running on an EC2 g5.4xlarge instance tailored with an NVIDIA A10G GPU. Furthermore, using a Jaccard coefficient threshold of 0.8 reduces the execution time of similarity computation to approximately one third in the hardware-accelerated and parallel software implementations, compared to computing the complete similarity matrix.(C) 2022 Elsevier B.V. All rights reserved.
引用
收藏
页码:26 / 42
页数:17
相关论文
共 26 条
  • [1] DGCNN on FPGA: Acceleration of the Point Cloud Classifier Using FPGAs
    Jamali Golzar, Saleh
    Karimian, Ghader
    Shoaran, Maryam
    Fattahi Sani, Mohammad
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 42 (02) : 748 - 779
  • [2] DGCNN on FPGA: Acceleration of the Point Cloud Classifier Using FPGAs
    Saleh Jamali Golzar
    Ghader Karimian
    Maryam Shoaran
    Mohammad Fattahi Sani
    Circuits, Systems, and Signal Processing, 2023, 42 : 748 - 779
  • [3] Approximate Similarity Search with FAISS Framework Using FPGAs on the Cloud
    Danopoulos, Dimitrios
    Kachris, Christoforos
    Soudris, Dimitrios
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2019, 2019, 11733 : 373 - 386
  • [4] Calling hardware procedures in a reconfigurable accelerator using RPC-FPGA
    D'Hollander, Erik H.
    Chevalier, Bruno
    De Bosschere, Koen
    2017 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (ICFPT), 2017, : 271 - 274
  • [5] The Concept of Green Cloud Infrastructure Based on Distributed Computing and Hardware Accelerator within FPGA as a Service
    Yanovskaya, O.
    Yanovsky, M.
    Kharchenko, V.
    2014 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2014,
  • [6] Rapid Energy Estimation for Hardware-Software Codesign Using FPGAs
    Ou, Jingzhao
    Prasanna, Viktor K.
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2006, (01) : 1 - 11
  • [7] An efficient hardware accelerator for NTT-based polynomial multiplication using FPGA
    Salarifard, Raziyeh
    Soleimany, Hadi
    JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2024, 14 (02) : 415 - 426
  • [8] Extensible Hardware Inference Accelerator for FPGA using Models from TensorFlow Lite
    Cruz, Thiago S.
    Gomes, Joao P. M.
    Martins, Lucas E.
    Albuquerque, Danyllo W.
    dos Santos Junior, Gutemberg G.
    Santos, Danilo F. S.
    Damasio, Jemerson
    2023 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, ICCE, 2023,
  • [9] Winograd Neural Network Accelerator Using Dynamic Hardware Reconfiguration on FPGA Platform
    Mei, Bingxiao
    Teng, Wenbin
    Zhang, Chi
    Wang, Wenhao
    Li, Fuqiang
    Yuan, Fuli
    Computer Engineering and Applications, 2024, 60 (22) : 323 - 334
  • [10] AFHRE: An Accurate and Fast Hardware Resources Estimation Method for Convolutional Accelerator with Systolic Array Structure on FPGA
    Wang, Yongchang
    Zhao, Hongzhi
    Zhao, Jinyao
    ELECTRONICS, 2025, 14 (01):