Performance Improvement of Processor Through Configurable Approximate Arithmetic Units in Multicore Systems

被引:0
|
作者
Gharavi, Seyed Ali Kashani [1 ]
Safari, Saeed [1 ]
机构
[1] Univ Tehran, Sch Elect & Comp Engn, Tehran 14395515, Iran
关键词
Approximate computing; Scalability; reconfigurable approximate design; computer architecture; machine learning; POWER MANAGEMENT;
D O I
10.1109/ACCESS.2024.3380912
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Multicore systems are utilized in a wide range of applications, from embedded systems to high-performance applications. Controlling power consumption while maximizing performance under the Thermal Design Power (TDP) becomes increasingly important when power density emerges as the key restriction for multicore systems. Dynamic voltage-frequency scaling (DVFS) approaches have been effective in dynamically power control and are commercially accessible. We propose a novel approach to improve the performance of multicore systems by utilizing configurable approximate Arithmetic units. The proposed system includes a machine learning-based framework for online power regulation and quality monitoring of application output. This framework dynamically adjusts the frequency and precision of the Arithmetic units to maximize performance while considering TDP constraints and the desired output quality. The experimental results demonstrate the effectiveness of the proposed approach. Using a floating point approximate Arithmetic Logic Unit (ALU) with three distinct configurations in each core, the multicore system can execute approximable applications up to 19% faster than a precise multicore system, while operating within the same TDP limit.
引用
收藏
页码:43907 / 43917
页数:11
相关论文
共 29 条
  • [1] Performance Improvement of Multicore Processor using Genetic Algorithm
    Kusumo, Budiarianto Suryo
    Dahlan, Rico
    Krisnandi, Dikdik
    2017 INTERNATIONAL CONFERENCE ON COMPUTER, CONTROL, INFORMATICS AND ITS APPLICATIONS (IC3INA), 2017, : 12 - 17
  • [2] Mesoscale performance simulation of multicore processor systems
    Peter Altevogt
    Tibor Kiss
    Mike Kistler
    Ram Rangan
    Software & Systems Modeling, 2013, 12 : 731 - 744
  • [3] Mesoscale performance simulation of multicore processor systems
    Altevogt, Peter
    Kiss, Tibor
    Kistler, Mike
    Rangan, Ram
    SOFTWARE AND SYSTEMS MODELING, 2013, 12 (04): : 731 - 744
  • [4] Performance improvement of configurable processor architectures using a variable clock period
    Pontikakis, B
    Boyer, FR
    Savaria, Y
    Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 454 - 458
  • [5] Design of addition and multiplication units for high performance interval arithmetic processor
    Amaricai, Alexandru
    Vladutiu, Mircea
    Prodan, Lucian
    Udrescu, Nlihai
    Boncalo, Oana
    PROCEEDINGS OF THE 2007 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2007, : 223 - +
  • [6] Performance advantage of reconfigurable cache design on multicore processor systems
    Tao, Jie
    Kunze, Marcel
    Nowak, Fabian
    Buchty, Rainer
    Karl, Wolfgang
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2008, 36 (03) : 347 - 360
  • [7] Performance Advantage of Reconfigurable Cache Design on Multicore Processor Systems
    Jie Tao
    Marcel Kunze
    Fabian Nowak
    Rainer Buchty
    Wolfgang Karl
    International Journal of Parallel Programming, 2008, 36 : 347 - 360
  • [8] Performance Analysis of Multicore Processor Using FOFO-Based Approximate Compatible ALU
    Senthilmurugan, S.
    Gunaseelan, K.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (04)
  • [9] Exploiting heterogeneous multicore-processor systems for high-performance network processing
    Franke, H.
    Nelms, T.
    Yu, H.
    Achilles, H. D.
    Salz, R.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2010, 54 (01)
  • [10] Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multicore Memory Systems
    Ebrahimi, Eiman
    Lee, Chang Joo
    Mutlu, Onur
    Patt, Yale N.
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2012, 30 (02):