CoolDRAM: An Energy-Efficient and Robust DRAM

被引:0
|
作者
Rohbani, Nezam [1 ]
Soleimani, Mohammad Arman [2 ]
Sarbazi-Azad, Hamid [2 ,3 ]
机构
[1] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran
[2] Sharif Univ Technol, Dept Comp Engn, Tehran, Iran
[3] Sharif Univ Technol, Sch Comp Sci, Inst Res Fundamental Sci IPM, Tehran, Iran
关键词
DRAM; Power Consumption; Precharge; Sense Amplifier; Data Similarity;
D O I
10.1109/ISLPED58423.2023.10244464
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
DRAM is the most mature and widely-utilized memory structure as main memory in computing systems. However, energy dissipation and latency of DRAM are two of the most serious limiting factors of this technology. All DRAM main operations are initiated by a Precharge phase, which is time-consuming and power-hungry. This work proposes a novel DRAM cell access scheme that entirely eliminates Precharge phase from DRAM read, write, and refresh operations, with a very slight modification in commodity DRAM structure. The proposed DRAM design, called CoolDRAM, operates using a single extra cell row as reference cells. CoolDRAM reduces energy dissipation by about 34% on average, with a negligible area overhead of about 0.4%. The robustness of CoolDRAM against process variation and environmental noises is 61x and 1.78x of the state-of-the-art, respectively, while maintaining the same power consumption and latency.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Architecting an Energy-Efficient DRAM System for GPUs
    Chatterjee, Niladrish
    O'Connor, Mike
    Lee, Donghyuk
    Johnson, Daniel R.
    Keckler, Stephen W.
    Rhu, Minsoo
    Dally, William J.
    [J]. 2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2017, : 73 - 84
  • [2] TCache: An Energy-Efficient DRAM Cache Design
    He, Jiacong
    Callenes-Sloan, Joseph
    [J]. 2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,
  • [3] Exploring Energy-Efficient DRAM Array Organizations
    O, Seongil
    Choo, Sungwoo
    Ahn, Jung Ho
    [J]. 2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [4] Energy-Efficient Hybrid DRAM/NVM Main Memory
    Hassan, Ahmad
    Vandierendonck, Hans
    Nikolopoulos, Dimitrios S.
    [J]. 2015 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION (PACT), 2015, : 492 - 493
  • [5] Fine-Grained DRAM: Energy-Efficient DRAM for Extreme Bandwidth Systems
    O'Connor, Mike
    Chatterjee, Niladrish
    Lee, Donghyuk
    Wilson, John
    Agrawal, Aditya
    Keckler, Stephen W.
    Dally, William J.
    [J]. 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2017, : 41 - 54
  • [6] Robust energy-efficient adder topologies
    Patil, Dinesh
    Azizi, Omid
    Horowitz, Mark
    Ho, Ron
    Ananthraman, Rajesh
    [J]. 18TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2007, : 16 - +
  • [7] Exploring DRAM Organizations for Energy-Efficient and Resilient Exascale Memories
    Giridhar, Bharan
    Cieslak, Michael
    Duggal, Deepankar
    Dreslinski, Ronald
    Chen, Hsing Min
    Patti, Robert
    Hold, Betina
    Chakrabarti, Chaitali
    Mudge, Trevor
    Blaauw, David
    [J]. 2013 INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC), 2013,
  • [8] McDRAM: Low Latency and Energy-Efficient Matrix Computations in DRAM
    Shin, Hyunsung
    Kim, Dongyoung
    Park, Eunhyeok
    Park, Sungho
    Park, Yongsik
    Yoo, Sungjoo
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (11) : 2613 - 2622
  • [9] Exploiting Latency and Error Tolerance of GPGPU Applications for an Energy-efficient DRAM
    Wang, Haonan
    Jog, Adwait
    [J]. 2019 49TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS (DSN 2019), 2019, : 362 - 374
  • [10] Adaptively Reduced DRAM Caching for Energy-Efficient High Bandwidth Memory
    Behnam, Payman
    Bojnordi, Mahdi Nazm
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (10) : 2675 - 2686