A flexible column parallel successive-approximation ADC for hybrid neuromorphic computing

被引：0
|
作者：
Dauer, Philipp [1 ]
Czierlinski, Milena [1 ]
Billaudelle, Sebastian [1 ]
Gruebl, Andreas [1 ]
Schemmel, Johannes [1 ]
机构：
[1] Heidelberg Univ, Kirchhoff Inst Phys, Heidelberg, Germany
来源：
2023 18TH CONFERENCE ON PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PRIME | 2023年
基金：
欧盟地平线“2020”;
关键词：
analog-to-digital conversion; SAR; neuromorphic;
D O I：
10.1109/PRIME58259.2023.10161980
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This work presents a concept and components for a Nyquist dual mode charge-redistribution SAR ADC in a 65 nm-process. Its fast mode (62.5MSs(-1)) offers 7 bit resolution using an interleaving technique and its precise mode 8 bit resolution at 12.5MSs(-1). The ADC is specialized on the requirements of a parallel interface between analog and digital computing blocks in the neuromorphic BrainScaleS-2 (BSS-2) system. Furthermore, it offers a small area footprint of around 1500 mu m(2) and low power consumption. It targets at two main applications: A fast result readout for analog vector-matrix-multiplications as well as membrane potentials and other plasticity related observable in spiking neural networks (SNNs).
引用
收藏
页码：157 / 160
页数：4
相关论文
共 22 条
  • [1] A 3-8bit Reconfigurable Hybrid ADC Architecture with Successive-approximation and Single-slope Stages for Computing in Memory
    Fan, Wuyu
    Li, Yuandong
    Du, Li
    Li, Likai
    Du, Yuan
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 3393 - 3397
  • [2] Statistical Analysis on the Effect of Capacitance Mismatch in a High-Resolution Successive-Approximation ADC
    Wakimoto, Tsutomu
    Li, Hongxing
    Murase, Keita
    IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2011, 6 : S89 - S93
  • [3] A low-power, small-size 10-bit successive-approximation ADC
    Banihashemi, M
    Hadidi, K
    Khoei, A
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (04) : 996 - 1006
  • [4] A Successive Approximation ADC with Resistor-Capacitor Hybrid Structure
    Chen, Ting-Zi
    Chang, Soon-Jyh
    Huang, Guan-Ying
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [5] A Successive Approximation ADC with Resistor-Capacitor Hybrid Structure
    Chen, Ting-Zi
    Chang, Soon-Jyh
    Huang, Guan-Ying
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [6] Design and Simulation of a 6-Bit Successive-Approximation ADC Using Modeled Organic Thin-Film Transistors
    Huyen Thanh Pham
    Thang Vu Nguyen
    Loan Pham-Nguyen
    Sakai, Heisuke
    Toan Thanh Dao
    ACTIVE AND PASSIVE ELECTRONIC COMPONENTS, 2016, 2016 (2016)
  • [7] A Multi-Bit Incremental ADC Based on Successive Approximation for Low Noise and High Resolution Column-Parallel Readout Circuits
    Jo, Yun-Rae
    Hong, Seong-Kwan
    Kwon, Oh-Kyong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (09) : 2156 - 2166
  • [8] A 10-bit 8.3MS/s switched-current successive approximation ADC for column-parallel imagers
    Yang, Zheng
    Van der Spiegel, Jan
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 224 - 227
  • [9] Simeuro: A Hybrid CPU-GPU Parallel Simulator for Neuromorphic Computing Chips
    Zhang, Huaipeng
    Ho, Nhut-Minh
    Polat, Dogukan Yigit
    Chen, Peng
    Wahib, Mohamed
    Nguyen, Truong Thao
    Meng, Jintao
    Goh, Rick Siow Mong
    Matsuoka, Satoshi
    Luo, Tao
    Wong, Weng-Fai
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2023, 34 (10) : 2767 - 2782
  • [10] A Low-Power SiPM Readout Front-end with Fast Pulse Generation and Successive-Approximation Register ADC in 0.18 μm CMOS
    Tang, Yuxuan
    Fan, Qingjun
    Feng, Yulang
    Deng, Hao
    Zhang, Runxi
    Chen, Jinghong
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
123