Realization of flexible in-memory computing in a van der Waals ferroelectric heterostructure tri-gate transistor

被引:21
|
作者
Gao, Xinzhu [1 ,2 ]
Chen, Quan [1 ,2 ]
Qin, Qinggang [3 ]
Li, Liang [3 ]
Liu, Meizhuang [1 ,2 ]
Hao, Derek [4 ]
Li, Junjie [5 ,6 ]
Li, Jingbo [7 ]
Wang, Zhongchang [8 ]
Chen, Zuxin [1 ,2 ]
机构
[1] South China Normal Univ, Sch Semicond Sci & Technol, Foshan 528225, Peoples R China
[2] Guangdong Prov Key Lab Chip & Integrat Technol, Guangzhou 510631, Peoples R China
[3] Chinese Acad Sci, Inst Solid State Phys Hefei Inst Phys Sci, Hefei 230601, Peoples R China
[4] RMIT Univ, STEM Coll, Sch Sci, Melbourne 3000, Australia
[5] Chinese Acad Sci, Xinjiang Tech Inst Phys & Chem, CAS Key Lab Funct Mat & Devices Special Environm, Urumqi 830011, Peoples R China
[6] Univ Chinese Acad Sci, Ctr Mat Sci & Optoelect Engn, Beijing 100049, Peoples R China
[7] Zhejiang Univ, Coll Opt Sci & Engn, Hangzhou 310027, Peoples R China
[8] Int Iberian Nanotechnol Lab INL, Av Mestre Jose Veiga S-N, P-4715330 Braga, Portugal
基金
中国博士后科学基金; 中国国家自然科学基金;
关键词
two-dimensional (2D) ferroelectric; heterostructure; tri-gate; polymorphic regulation; in-memory computing;
D O I
10.1007/s12274-023-5964-8
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
Combining logical function and memory characteristics of transistors is an ideal strategy for enhancing computational efficiency of transistor devices. Here, we rationally design a tri-gate two-dimensional (2D) ferroelectric van der Waals heterostructures device based on copper indium thiophosphate (CuInP2S6) and few layers tungsten disulfide (WS2), and demonstrate its multi-functional applications in multi-valued state of data, non-volatile storage, and logic operation. By co-regulating the input signals across the tri-gate, we show that the device can switch functions flexibly at a low supply voltage of 6 V, giving rise to an ultra-high current switching ratio of 10(7) and a low subthreshold swing of 53.9 mV/dec. These findings offer perspectives in designing smart 2D devices with excellent functions based on ferroelectric van der Waals heterostructures.
引用
收藏
页码:1886 / 1892
页数:7
相关论文
共 50 条
  • [1] Realization of flexible in-memory computing in a van der Waals ferroelectric heterostructure tri-gate transistor
    Xinzhu Gao
    Quan Chen
    Qinggang Qin
    Liang Li
    Meizhuang Liu
    Derek Hao
    Junjie Li
    Jingbo Li
    Zhongchang Wang
    Zuxin Chen
    Nano Research, 2024, 17 : 1886 - 1892
  • [2] Van der Waals Ferroelectric Semiconductor Field Effect Transistor for In-Memory Computing
    Liao, Junyi
    Wen, Wen
    Wu, Juanxia
    Zhou, Yaming
    Hussain, Sabir
    Hu, Haowen
    Li, Jiawei
    Liaqat, Adeel
    Zhu, Hongwei
    Jiao, Liying
    Zheng, Qiang
    Xie, Liming
    ACS NANO, 2023, 17 (06) : 6095 - 6102
  • [3] Artificial Visual Systems Fabricated with Ferroelectric van der Waals Heterostructure for In-Memory Computing Applications
    Das, Biswajit
    Baek, Sungpyo
    Niu, Jingjie
    Jang, Cheolhwa
    Lee, Yoonmyung
    Lee, Sungjoo
    ACS NANO, 2023, 17 (21) : 21297 - 21306
  • [4] Total Ionizing Dose Effect in Tri-gate Silicon Ferroelectric Transistor Memory
    Aabrar, Khandker Akif
    Read, James
    Kirtania, Sharadindu Gopal
    Stepanoff, Sergei
    Wolfe, Douglas E.
    Yu, Shimeng
    Datta, S.
    2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM, 2022,
  • [5] Sub-femto-Joule energy consumption memory device based on van der Waals heterostructure for in-memory computing
    Su, Zi-Jia
    Xuan, Zi-Hao
    Liu, Jing
    Kang, Yi
    Liu, Chun-Sen
    Zuo, Cheng-Jie
    CHIP, 2022, 1 (02):
  • [6] Anisotropic transport and ferroelectric polarization of van der Waals heterostructure for multistate nonvolatile memory
    He, Mengjie
    Li, Lin
    Yuan, Peize
    Tang, Xiaojie
    Ma, Zinan
    Shen, Chenhai
    Li, Xueping
    Xia, Congxin
    PHYSICAL REVIEW APPLIED, 2024, 22 (06):
  • [7] Dual-logic-in-memory implementation with orthogonal polarization of van der Waals ferroelectric heterostructure
    Niu, Jingjie
    Jeon, Sumin
    Kim, Donggyu
    Baek, Sungpyo
    Yoo, Hyun Ho
    Li, Jie
    Park, Ji-Sang
    Lee, Yoonmyung
    Lee, Sungjoo
    INFOMAT, 2024, 6 (02)
  • [8] Van der Waals materials-based floating gate memory for neuromorphic computing
    Zhang, Qianyu
    Zhang, Zirui
    Li, Ce
    Xu, Renjing
    Yang, Dongliang
    Sun, Linfeng
    CHIP, 2023, 2 (04):
  • [9] Magnetic-ferroelectric synergic control of multilevel conducting states in van der Waals multiferroic tunnel junctions towards in-memory computing
    Cui, Zhou
    Sa, Baisheng
    Xue, Kan-Hao
    Zhang, Yinggan
    Xiong, Rui
    Wen, Cuilian
    Miao, Xiangshui
    Sun, Zhimei
    NANOSCALE, 2024, 16 (03) : 1331 - 1344
  • [10] Van der Waals Heterostructure Based Field Effect Transistor Application
    Li, Jingyu
    Chen, Xiaozhang
    Zhang, David Wei
    Zhou, Peng
    CRYSTALS, 2018, 8 (01)