Robust Hyperdimensional Computing Against Cyber Attacks and Hardware Errors: A Survey

被引:1
|
作者
Ma, Dongning [1 ]
Zhang, Sizhe [1 ]
Jiao, Xun [1 ]
机构
[1] Villanova Univ, Villanova, PA 19085 USA
关键词
D O I
10.1145/3566097.3568355
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Hyperdimensional Computing (HDC), also known as Vector Symbolic Architecture (VSA), is an emerging AI algorithm inspired by the way the human brain functions. Compared with deep neural networks (DNNs), HDC possesses several advantages such as smaller model size, less computation cost, and one/few-shot learning, making it a promising alternative computing paradigm. With the increasing deployment of AI in safety-critical systems such as healthcare and robotics, it is not only important to strive for high accuracy, but also to ensure its robustness under even highly uncertain and adversarial environments. However, recent studies show that HDC, just like DNNs, is vulnerable to both cyber attacks (e.g., adversarial attacks) and hardware errors (e.g., memory failures). While a growing body of research has been studying the robustness of HDC, there is a lack of systematic review of research efforts on this increasingly-important topic. To the best of our knowledge, this paper presents the first survey dedicated to review the research efforts made to the robustness of HDC against cyber attacks and hardware errors. While the performance and accuracy of HDC as an AI method still expects future theoretical advancement, this survey paper aims to shed light and call for community efforts on robustness research of HDC.
引用
收藏
页码:598 / 605
页数:8
相关论文
共 50 条
  • [1] Comprehensive Analysis of Hyperdimensional Computing against Gradient Based Attacks
    Barkam, Hamza Errahmouni
    Jeon, SungHeon Eavn
    Yeung, Calvin
    Zou, Zhuowen
    Jiao, Xun
    Imani, Mohsen
    [J]. 2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [2] Assessing Robustness of Hyperdimensional Computing Against Errors in Associative Memory
    Zhang, Sizhe
    Wang, Ruixuan
    Zhang, Jeff Jun
    Rahimi, Abbas
    Jiao, Xun
    [J]. 2021 IEEE 32ND INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2021), 2021, : 211 - 217
  • [3] Multiarchitecture Hardware Acceleration of Hyperdimensional Computing
    Peitzsch, Ian
    Ciora, Mark
    George, Alan D.
    [J]. 2023 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE, HPEC, 2023,
  • [4] Robust Clustering Using Hyperdimensional Computing
    Ge, Lulu
    Parhi, Keshab K.
    [J]. IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS, 2024, 5 (102-116): : 102 - 116
  • [5] Advancing Hardware Implementation of Hyperdimensional Computing for Edge Intelligence
    Hassan, Eman
    Bettayeb, Meriem
    Mohammad, Baker
    [J]. 2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 169 - 173
  • [6] On the Vulnerability of Hyperdimensional Computing-Based Classifiers to Adversarial Attacks
    Yang, Fangfang
    Ren, Shaolei
    [J]. NETWORK AND SYSTEM SECURITY, NSS 2020, 2020, 12570 : 371 - 387
  • [7] Robust Defense Strategy Against Cyber Physical Attacks In Networked Microgrids
    Poursmaeil, Babak
    Ravadanegh, Sajad Najafi
    [J]. 34TH INTERNATIONAL POWER SYSTEM CONFERENCE (PSC2019), 2019, : 709 - 715
  • [8] Leveraging Noise and Aggressive Quantization of In-Memory Computing for Robust DNN Hardware Against Adversarial Input and Weight Attacks
    Cherupally, Sai Kiran
    Rakin, Adnan Siraj
    Yin, Shihui
    Seok, Mingoo
    Fan, Deliang
    Seo, Jae-sun
    [J]. 2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 559 - 564
  • [9] Robust In-Memory Computing with Hyperdimensional Stochastic Representation
    Poduval, Prathyush
    Issa, Mariam
    Imani, Farhad
    Zhuo, Cheng
    Yin, Xunzhao
    Najafi, Hassan
    Imani, Mohsen
    [J]. 2021 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2021,
  • [10] Protecting Cryptographic Hardware against Malicious Attacks by Nonlinear Robust Codes
    Tomashevich, Victor
    Neumeier, Yaara
    Kumar, Raghavan
    Keren, Osnat
    Polian, Ilia
    [J]. PROCEEDINGS OF THE 2014 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2014, : 40 - 45