An FPGA-Based Performance Analysis of Hardware Caching Techniques for Blockchain Key-Value Database

被引:3
|
作者
Siddiqui, Muhammad Faisal [1 ]
Ali, Farman [1 ]
Javed, Muhammad Awais [1 ]
Khan, Muhammad Badruddin [2 ]
Saudagar, Abdul Khader Jilani [2 ]
Alkhathami, Mohammed [2 ]
Abul Hasanat, Mozaherul Hoque [2 ]
机构
[1] COMSATS Univ Islamabad, Dept Elect & Comp Engn, Islamabad 4550, Pakistan
[2] Imam Mohammad Ibn Saud Islamic Univ IMSIU, Coll Comp & Informat Sci, Informat Syst Dept, Riyadh 11432, Saudi Arabia
来源
APPLIED SCIENCES-BASEL | 2023年 / 13卷 / 07期
关键词
blockchain; FPGA; caching;
D O I
10.3390/app13074092
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
The speedy advancement in wireless communication technologies provides considerable development to enable smart cities with applications such as Intelligent Transport Systems (ITS) and the Internet of Medical Things (IoMT). Blockchain is an emerging technology that provides a secure and distributed data storage mechanism useful for smart city applications. The full nodes in the Blockchain contain a record of all the transactions and data blocks of the Blockchain users. As the number of full nodes is less and the number of Blockchain users is high, there is a huge load on the full nodes for accessing and verifying the data by the Blockchain users. Efficient hardware caching techniques are needed to decrease the data access delay. In this paper, we implement different caching techniques on the Field-Programmable Gate Array (FPGA) Network Interface Card (NIC) and analyze their performance for the key-value store caching in the Blockchain. We design the 2-way and 4-way caching techniques on Block Random-Access Memory (BRAM) and compare them with the conventional direct-mapped caching technique in terms of cache hits and cache misses. The improvements in the hit ratio of the 2-way set-associative cache technique with respect to the direct-mapped cache technique for 10 K, 25 K, and 50 K addresses are 0.8%, 0.77%, and 1.67%, respectively. On the other hand, for the same sets of addresses, the hit rate improvement of the 4-way set-associative cache technique with respect to the direct-mapped cache technique is 0.92%, 2.01%, and 2.4%, respectively. The improvements in hit rate for large data sets show that 2-way and 4-way set-associative cache techniques perform better than the direct-mapped cache technique for caching systems.
引用
收藏
页数:18
相关论文
共 50 条
  • [1] BUILDING A DISTRIBUTED KEY-VALUE STORE WITH FPGA-BASED MICROSERVERS
    Istvan, Zsolt
    Sidler, David
    Alonso, Gustavo
    2015 25TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2015,
  • [2] Honeycomb: Ordered Key-Value Store Acceleration on an FPGA-Based SmartNIC
    Liu, Junyi
    Dragojevic, Aleksandar
    Fleming, Shane
    Katsarakis, Antonios
    Korolija, Dario
    Zablotchi, Igor
    Ng, Ho-Cheung
    Kalia, Anuj
    Castro, Miguel
    IEEE TRANSACTIONS ON COMPUTERS, 2024, 73 (03) : 857 - 871
  • [3] A Custom Key-Value Store Hardware on FPGA for IPsec Protocol
    Benli, Murat
    Ozcan, Erdem
    Tureli, Ufuk
    2020 12TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2020, : 150 - 154
  • [4] GPU accelerated blockchain over key-value database transactions
    Iliakis, Konstantinos
    Koliogeorgi, Konstantina
    Litke, Antonios
    Varvarigou, Theodora
    Soudris, Dimitrios
    IET Blockchain, 2022, 2 (01): : 1 - 12
  • [5] FPGA-based Compaction Engine for Accelerating LSM-tree Key-Value Stores
    Sun, Xuan
    Yu, Jinghuan
    Zhou, Zimeng
    Xue, Chun Jason
    2020 IEEE 36TH INTERNATIONAL CONFERENCE ON DATA ENGINEERING (ICDE 2020), 2020, : 1261 - 1272
  • [6] A Hardware-Based Caching System on FPGA NIC for Blockchain
    Sakakibara, Yuma
    Morishima, Shin
    Nakamura, Kohei
    Matsutani, Hiroki
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2018, E101D (05) : 1350 - 1360
  • [7] Hardware Decompression Techniques for FPGA-Based Embedded Systems
    Koch, Dirk
    Beckhoff, Christian
    Teich, Juergen
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2009, 2 (02)
  • [8] A Key-Value Based Approach to Scalable Graph Database
    Zhao, Zihao
    Hu, Chuan
    Shen, Zhihong
    Mao, Along
    Ren, Hao
    DATABASE AND EXPERT SYSTEMS APPLICATIONS, DEXA 2023, PT I, 2023, 14146 : 338 - 344
  • [9] FPGA-based Hardware Acceleration for Image Copyright Protection Syetem Based on Blockchain
    Li, Wanyi
    Zhu, Yongxin
    Tian, Li
    Nan, Tianhao
    Chen, Xintong
    2020 7TH IEEE INTERNATIONAL CONFERENCE ON CYBER SECURITY AND CLOUD COMPUTING (CSCLOUD 2020)/2020 6TH IEEE INTERNATIONAL CONFERENCE ON EDGE COMPUTING AND SCALABLE CLOUD (EDGECOM 2020), 2020, : 234 - 239
  • [10] AC-Key: Adaptive Caching for LSM-based Key-Value Stores
    Wu, Fenggang
    Yang, Ming-Hong
    Zhang, Baoquan
    Du, David H. C.
    PROCEEDINGS OF THE 2020 USENIX ANNUAL TECHNICAL CONFERENCE, 2020, : 603 - 615