Exploration of Power-Savings on Multi-Core Architectures With Offloaded Real-Time Operating System

被引:0
|
作者
Akguen, Gokhan [1 ]
Kolarov, Bozhidar [1 ]
Kalberlah, Hendrik [1 ]
Wulf, Cornelia [1 ]
Willig, Michael [1 ]
Rettkowski, Jens [2 ]
Goehringer, Diana [1 ,3 ]
机构
[1] Tech Univ Dresden, Chair Adapt Dynam Syst, D-01069 Dresden, Germany
[2] Fachhsch Dortmund Univ Appl Sci & Arts, Fac Elect Engn, D-44139 Dortmund, Germany
[3] Tech Univ Dresden, Ctr Tactile Internet Human Inthe Loop CeTI, D-01069 Dresden, Germany
来源
IEEE ACCESS | 2024年 / 12卷
关键词
Dynamic voltage and frequency scaling (DVFS); field programmable gate array (FPGA); multi-core architecture; power management; real-time operating system (RTOS); SCHEDULER; SOFTWARE; HARDWARE;
D O I
10.1109/ACCESS.2024.3354178
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A Real-time Operating System (RTOS) manages the execution order of tasks with a scheduling algorithm to meet timing requirements. The scheduler frequently checks for ready tasks during context-switching. However, high task numbers can cause longer processing time in this routine. RTOSs are mainly implemented in software, but reconfigurable computing enables offloading to reduce, e.g., the processing time of context-switching. On the other hand, optimizing the energy efficiency of running applications is desirable. Power-saving techniques allow adapting current dissipation to required operating conditions. However, unplanned use can lead to missed deadlines in real-time applications. Therefore, real-time capability and energy efficiency have to be appropriately balanced. This work explores the impact of power-saving techniques on real-time requirements while supporting RTOS with offloading methodologies. A mapping strategy assigns tasks to Processing Elements (PEs) based on task dependency, inter-task/processor communication, and power consumption metrics. A multi-core architecture is designed with a Network-on-Chip (NoC) and four PEs in a 2D-mesh topology. The master PE manages the system architecture, executes the mapping strategy, and dynamically scales voltage to reduce power consumption while running an RTOS. The task scheduling is offloaded to the co-processor. On the other hand, each slave PE executes assigned tasks with an RTOS and performs an inter-task/processor communication. The task scheduling here runs on the reconfigurable hardware. Each slave PE locally adapts power with frequency scaling and clock gating. The experimental results show that co-processor offloading reduces scheduling overhead by 26.58%, and hardware offloading reduces it by 33.33%. Additionally, the proposed solution has reduced overall power by 47.27% and energy consumption by 89.47%.
引用
收藏
页码:11294 / 11315
页数:22
相关论文
共 50 条
  • [1] Real-Time Java']Java and Multi-Core Architectures
    Olaru, Vlad
    Hangan, Anca
    Sebestyen-Pal, Gheorghe
    Saplacan, Gavril
    [J]. 2008 IEEE 4TH INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTER COMMUNICATION AND PROCESSING, PROCEEDINGS, 2008, : 215 - +
  • [2] Real-Time Predictability on Multi-Processor and Multi-Core Architectures
    Sebestyen, Gheorghe
    Marfievici, Ramona
    [J]. 2009 IEEE 5TH INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTER COMMUNICATION AND PROCESSING, PROCEEDINGS, 2009, : 359 - 362
  • [3] Task Scheduling of Real-time Systems on Multi-Core Architectures
    Tan, Pengliu
    [J]. PROCEEDINGS OF THE SECOND INTERNATIONAL SYMPOSIUM ON ELECTRONIC COMMERCE AND SECURITY, VOL II, 2009, : 190 - 193
  • [4] Real-Time Cache Management Framework for Multi-core Architectures
    Mancuso, Renato
    Dudko, Roman
    Betti, Emiliano
    Cesati, Marco
    Caccamo, Marco
    Pellizzoni, Rodolfo
    [J]. 2013 IEEE 19TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS), 2013, : 45 - 54
  • [5] mosartMCU: Multi-Core Operating-System-Aware Real-Time Microcontroller
    Mauroner, Fabian
    Baunach, Marcel
    [J]. 2018 7TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2018, : 81 - 84
  • [6] Efficient hard real-time implementation of CNNs on multi-core architectures
    Peeck, Jonas
    Hapka, Robin
    Ernst, Rolf
    [J]. 2023 IEEE 47TH ANNUAL COMPUTERS, SOFTWARE, AND APPLICATIONS CONFERENCE, COMPSAC, 2023, : 79 - 90
  • [7] Power Aware Scheduling on Real-time Multi-core Systems
    Hanamakkanavar, Amit
    Handur, Vidya
    Kareti, Venkatesh
    Ranadive, Priti
    [J]. 2016 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2016, : 2624 - 2628
  • [8] Real-Time Memory Controller for Embedded Multi-core System
    Mohamed, Ahmed S. S.
    El-Moursy, Ali A.
    Fahmy, Hossam A. H.
    [J]. 2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 839 - 842
  • [9] An Adaptive Embedded Multi-core Real-Time System Scheduling
    Lee, Liang-Teh
    Chang, Hung-Yuan
    Luk, Wai-Min
    [J]. UBIQUITOUS COMPUTING AND MULTIMEDIA APPLICATIONS, PT I, 2011, 150 : 263 - 272
  • [10] Power and Energy Safe Real-Time Multi-Core Task Scheduling
    Baita, Kalyan
    Chakrabarti, Amlan
    Chatterjee, Biswadeep
    Holst, Stefan
    Wen, Xiaoqing
    [J]. 2022 35TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID 2022) HELD CONCURRENTLY WITH 2022 21ST INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (ES 2022), 2022, : 16 - 21