Improving AMulet2 for verifying multiplier circuits using SAT solving and computer algebra

被引:3
|
作者
Kaufmann, Daniela [1 ]
Biere, Armin [2 ]
机构
[1] TU Wien, Vienna, Austria
[2] Albert Ludwigs Univ, Freiburg, Germany
关键词
Circuit verification; Multipliers; Computer algebra; SAT solving; Grobner basis; Proof certificates;
D O I
10.1007/s10009-022-00688-6
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Verifying arithmetic circuits and most prominently multiplier circuits is an important problem which in practice is still considered to be challenging. One of the currently most successful verification techniques relies on algebraic reasoning. In this article, we present AMulet2, a fully automatic tool for verification of integer multipliers combining SAT solving and computer algebra. Our tool models multipliers given as and-inverter graphs as a set of polynomials and applies preprocessing techniques based on elimination theory of Grobner bases. Finally, it uses a polynomial reduction algorithm to verify the correctness of the given circuit. AMulet2 is a re-factorization and improved re-implementation of our previous verification tool AMulet1 and cannot only be used as a stand-alone tool but also serves as a polynomial reasoning framework. We present a novel XOR-based slicing approach and discuss improvements on the data structures including monomial sharing.
引用
收藏
页码:133 / 144
页数:12
相关论文
共 44 条
  • [1] Improving AMulet2 for verifying multiplier circuits using SAT solving and computer algebra
    Daniela Kaufmann
    Armin Biere
    International Journal on Software Tools for Technology Transfer, 2023, 25 : 133 - 144
  • [2] Challenges in Verifying Arithmetic Circuits Using Computer Algebra
    Biere, Armin
    Kauers, Manuel
    Ritirc, Daniela
    2017 19TH INTERNATIONAL SYMPOSIUM ON SYMBOLIC AND NUMERIC ALGORITHMS FOR SCIENTIFIC COMPUTING (SYNASC 2017), 2017, : 9 - 15
  • [3] Formal verification of multiplier circuits using computer algebra
    Kaufmann, Daniela
    IT-INFORMATION TECHNOLOGY, 2022, 64 (06): : 285 - 291
  • [4] Verifying Large Multipliers by Combining SAT and Computer Algebra
    Kaufmann, Daniela
    Biere, Armin
    Kauers, Manuel
    2019 FORMAL METHODS IN COMPUTER AIDED DESIGN (FMCAD), 2019, : 28 - 36
  • [5] VERISEC: VERIfying Equivalence of SEquential Circuits using SAT
    Syal, M
    Hsiao, MS
    HLDVT'05: TENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2005, : 52 - 59
  • [6] Improving the performance of discrete Lagrange-multiplier search for solving hard SAT problems
    Shang, Y
    Wah, BW
    TENTH IEEE INTERNATIONAL CONFERENCE ON TOOLS WITH ARTIFICIAL INTELLIGENCE, PROCEEDINGS, 1998, : 176 - 183
  • [7] CosySEL: Improving SAT Solving Using Local Symmetries
    Saouli, Sabrine
    Baarir, Souheib
    Dutheillet, Claude
    Devriendt, Jo
    VERIFICATION, MODEL CHECKING, AND ABSTRACT INTERPRETATION, VMCAI 2023, 2023, 13881 : 252 - 266
  • [8] Solving problems in parameter redundancy using computer algebra
    Catchpole, EA
    Morgan, BJT
    Viallefont, A
    JOURNAL OF APPLIED STATISTICS, 2002, 29 (1-4) : 625 - 636
  • [9] Solving Stochastic Epidemiological Models using Computer Algebra
    Hincapie, Doracelly
    Ospina, Juan
    SENSING TECHNOLOGIES FOR GLOBAL HEALTH, MILITARY MEDICINE, DISASTER RESPONSE, AND ENVIRONMENTAL MONITORING AND BIOMETRIC TECHNOLOGY FOR HUMAN IDENTIFICATION VIII, 2011, 8029
  • [10] Verifying Dividers Using Symbolic Computer Algebra and Don't Care Optimization
    Scholl, Christoph
    Konrad, Alexander
    Mahzoon, Alireza
    Grobe, Daniel
    Drechsler, Rolf
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1110 - 1115