Integrated Progressive Built-In Self-Repair (IPBISR) Techniques for NAND Flash Memory

被引:0
|
作者
Lu, Shyue-Kung [1 ]
Dong, Xin [1 ]
机构
[1] Natl Taiwan Univ Sci & Technol, Taipei 10607, Taiwan
关键词
RECOVERY; SCHEMES; LDPC;
D O I
10.1109/ITC-Asia58802.2023.10301164
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Built-in self-repair (BISR) techniques and error correction codes (ECC) are widely used for repairing permanent faults and transient faults of flash memory, respectively. The main drawbacks of these techniques include the large granularity of spare usage and the uniform ECC protection capabilities. To cure these dilemmas, a novel Integrated Progressive BISR (IPBISR) technique which integrates fine-grained BISR (FGBISR) and progressive ECC (PECC) technique is proposed in this paper. Repairable fault types (RFTs) are first presented such that spare replacement can be conducted at the word-, page-, column-, and NAND block levels. We also propose the Complete March-FT (March-CFT) test algorithm which can also detect the read disturb faults not covered by the conventional March-FT algorithm. Besides the conventional fault models, the passability of each flash memory cell can also be tested. Therefore, the generated syndrome of March-CFT can be used to determine the RFTs of the detected faults. Instead of merely using redundancies for repairing different RTFs, we also incorporate PECC technique in IPBISR for repairing faulty cells occurred during manufacturing and field usage. PECC can progressively enhance the protection levels when the current protection capability is exhausted. A simulator is implemented for evaluating the novelties of the proposed IPBISR technique. Experimental results show that repair rate, yield, and reliability can be enhanced greatly with negligible hardware overhead.
引用
下载
收藏
页数:6
相关论文
共 50 条
  • [1] Fine-Grained Built-In Self-Repair Techniques for NAND Flash Memories
    Lu, Shyue-Kung
    Tseng, Shi-Chun
    Miyase, Kohei
    2022 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2022, : 391 - 399
  • [2] Built-In Self-Repair Techniques for Heterogeneous Memory Cores
    Wang, Zhen-Yu
    Tsai, Yi-Ming
    Lu, Shyue-Kung
    IEEE 15TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2009, : 69 - +
  • [3] Memory built-in self-repair for nanotechnologies
    Nicolaidis, M
    Achouri, N
    Anghel, L
    9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2003, : 94 - 98
  • [4] Built-In Self-Repair Schemes for Flash Memories
    Hsiao, Yu-Ying
    Chen, Chao-Hsun
    Wu, Cheng-Wen
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (08) : 1243 - 1256
  • [5] A built-in self-repair scheme for NOR-type flash memory
    Hsiao, Yu-Ying
    Chen, Chao-Hsun
    Wu, Cheng-Wen
    24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 114 - +
  • [6] Memory yield and complexity of built-in self-repair
    Wang, XP
    Mehler, JN
    Meyer, FJ
    Park, N
    ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM, 2005 PROCEEDINGS, 2005, : 238 - 244
  • [7] Built-in self-repair techniques for embedded RAMs
    Lu, SK
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2003, 150 (04): : 201 - 208
  • [8] Economic aspects of memory built-in self-repair
    Huang, Rei-Fu
    Chen, Chao-Hsun
    Wu, Cheng-Wen
    IEEE DESIGN & TEST OF COMPUTERS, 2007, 24 (02): : 164 - 172
  • [9] Fail pattern identification for memory built-in self-repair
    Huang, RF
    Su, CL
    Wu, CW
    Lin, ST
    Luo, KL
    Chang, YJ
    13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 366 - 371
  • [10] Built-In Self-Repair Techniques for Content Addressable Memories
    Lin, Guan-Quan
    Wang, Zhen-Yu
    Lu, Shyue-Kung
    2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 267 - 270