共 50 条
- [1] All-Digital Time Integrator with Bi-Directional Gated Ring Oscillator / Shift Register [J]. 2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
- [2] Bi-Directional Gated Ring Oscillator Time Integrator for Time-Based Mixed-Signal Processing [J]. 2022 IEEE 65TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS 2022), 2022,
- [3] All-Digital Bi-Directional Gated Ring Oscillator Time Integrator for Mixed-Mode Signal Processing [J]. 2022 20TH IEEE INTERREGIONAL NEWCAS CONFERENCE (NEWCAS), 2022, : 25 - 29
- [4] All-Digital Time Integrator Using Bi-Directional Gated Vernier Delay Line [J]. 2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 321 - 324
- [6] All-Digital ΔΣ TDC with Differential Bi-Directional Gated-Delay-Line Time Integrator [J]. 2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 1513 - 1516
- [7] All-Digital ΔΣ TDC with Current-Starved Bi-Directional Gated Delay Line Time Integrator [J]. 2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 493 - 496
- [8] Low-Power All-Digital ΔΣ TDC with Bi-directional Gated Delay Line Time Integrator [J]. 2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 679 - 682
- [9] Gated Bi-directional CNN for Object Detection [J]. COMPUTER VISION - ECCV 2016, PT VII, 2016, 9911 : 354 - 369