Server-Based Data Push Architecture for Multi-Processor Environments

被引:2
|
作者
孙贤和 [1 ]
Surendra Byna [2 ]
陈勇 [2 ]
机构
[1] Department of Computer Science Illinois Institute of Technology,Chicago,Illinois 60616,U.S.A.Computing Division,Fermi National Accelerator Laboratory.Batavia,IL 60510-0500,U.S.A.
[2] Department of Computer Science Illinois Institute of Technology,Chicago,Illinois 60616,U.S.A.
基金
美国国家科学基金会;
关键词
performance measurement; evaluation; modeling; simulation of multiple-processor system; cache memory;
D O I
暂无
中图分类号
TP332 [运算器和控制器(CPU)];
学科分类号
081201 ;
摘要
Data access delay is a major bottleneck in utilizing current high-end computing(HEC)machines.Prefetch- ing,where data is fetched before CPU demands for it,has been considered as an effective solution to masking data access delay.However,current client-initiated prefetching strategies,where a computing processor initiates prefetching instructions,have many limitations.They do not work well for applications with complex,non-contiguous data access patterns.While technology advances continue to increase the gap between computing and data access performance, trading computing power for reducing data access delay has become a natural choice.In this paper,we present a server- based data-push approach and discuss its associated implementation mechanisms.In the server-push architecture,a dedicated server called Data Push Server(DPS)initiates and proactively pushes data closer to the client in time.Issues, such as what data to fetch,when to fetch,and how to push are studied.The SimpleScalar simulator is modified with a dedicated prefetching engine that pushes data for another processor to test DPS based prefetching.Simulation results show that L1 Cache miss rate can be reduced by up to 97%(71% on average)over a superscalar processor for SPEC CPU2000 benchmarks that have high cache miss rates.
引用
收藏
页码:641 / 652
页数:12
相关论文
共 50 条
  • [1] Server-Based Data Push Architecture for Multi-Processor Environments
    Xian-He Sun
    Surendra Byna
    Yong Chen
    [J]. Journal of Computer Science and Technology, 2007, 22 : 641 - 652
  • [2] Server-based data push architecture for multi-processor environments
    Sun, Xian-He
    Byna, Surendra
    Chen, Yong
    [J]. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2007, 22 (05) : 641 - 652
  • [3] MULTI-PROCESSOR ARCHITECTURE FOR SIMULATION.
    McQuade, Michael R.
    Alford, Cecil O.
    [J]. Combustion and Flame, 1980, 5 (03) : 42 - 46
  • [4] Server-Based Internet of Things Architecture
    Bergmann, Neil W.
    Robinson, Peter J.
    [J]. 2012 IEEE CONSUMER COMMUNICATIONS AND NETWORKING CONFERENCE (CCNC), 2012, : 360 - 361
  • [5] A parallel CNC system architecture based on Symmetric Multi-processor
    Fu, Hongya
    Li, Cong
    Fu, Yunzhong
    [J]. PROCEEDINGS OF 2016 SIXTH INTERNATIONAL CONFERENCE ON INSTRUMENTATION & MEASUREMENT, COMPUTER, COMMUNICATION AND CONTROL (IMCCC 2016), 2016, : 634 - 637
  • [6] A 16-port data cache for chip multi-processor architecture
    Jing, Wang
    Xiaoya, Fan
    Hai, Wang
    Ming, Yang
    [J]. ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL III, 2007, : 183 - 186
  • [7] MULTI-PROCESSOR ARCHITECTURE AND COMMUNICATIONS FOR PATIENT MONITORING
    RUETER, JM
    [J]. HEWLETT-PACKARD JOURNAL, 1980, 31 (11): : 15 - 18
  • [8] Multi-Processor Memory Scoreboard: A multi-processor memory ordering and data consistency checker
    Saravu, Prasad Krishna
    [J]. 2016 17TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR AND SOC TEST AND VERIFICATION (MTV), 2016, : 7 - 14
  • [9] A multi-processor computer architecture for active control
    Darbyshire, EP
    Kerry, CJ
    [J]. CONTROL ENGINEERING PRACTICE, 1997, 5 (10) : 1429 - 1434
  • [10] A multi-processor computer architecture for active control
    Darbyshire, EP
    Kerry, CJ
    [J]. ALGORITHMS AND ARCHITECTURES FOR REAL-TIME CONTROL 1997, 1997, : 31 - 36