共 39 条
- [2] Optimized Stacking Order for 3D-Stacked ICs Considering the Probability and Cost of Failed Bonding [J]. 2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,
- [3] Optimization scheme for mid-bond test time on 3D-stacked ICs [J]. Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2015, 43 (02): : 393 - 398
- [4] Impact of Mid-Bond Testing in 3D Stacked ICs [J]. PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2013, : 178 - 183
- [5] The Bonding Order's Impact on Cost During Mid-Bond Test of 3D Chip [J]. 1600, Chinese Institute of Electronics (45): : 2263 - 2271
- [6] On Effective TSV Repair for 3D-Stacked ICs [J]. DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 793 - 798
- [7] Yield Enhancement for 3D-Stacked ICs: Recent Advances and Challenges [J]. 2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 731 - 737
- [8] A Distributed, Reconfigurable, and Reusable BIST Infrastructure for 3D-Stacked ICs [J]. 2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2014,
- [9] Compact Thermal Modeling of Hot Spots in Advanced 3D-Stacked ICs [J]. 2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 131 - 136
- [10] Enabling SPICE-type modeling of the thermal properties of 3D-stacked ICs [J]. EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 492 - 499