共 50 条
- [2] Accurate Geometric Programming-Compatible Slew Rate Modeling for Two-Stage Operational Amplifier Design Optimization [J]. 2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 185 - 189
- [4] Automated Compensation Scheme Design for Operational Amplifier via Bayesian Optimization [J]. 2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 517 - 522
- [5] A novel frequency compensation technique for two-stage CMOS operational amplifiers [J]. ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 256 - 259
- [6] Design and Simulation of Two Stage Operational Amplifier with Miller Compensation in Nano Regime [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON DATA ENGINEERING AND COMMUNICATION TECHNOLOGY, ICDECT 2016, VOL 1, 2017, 468 : 159 - 168
- [7] Design of Low-Voltage CMOS Two-Stage Operational Transconductance Amplifier [J]. 2017 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2017, : 248 - 252
- [9] Design of Two-Stage CMOS Operational Amplifier for Sigma-Delta ADC [J]. 2016 8TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN), 2016, : 566 - 569