A Two-Stage Method for Routing in Field-Programmable Gate Arrays with Time-Division Multiplexing

被引:0
|
作者
Peihuang Huang [1 ,2 ]
Longkun Guo [3 ]
Long Sun [3 ]
Xiaoyan Zhang [4 ]
机构
[1] College of Mathematics and Data Science,Minjiang University
[2] School of Mathematics Science,Nanjing Normal University
[3] College of Mathematics and Computer Science,Fuzhou University
[4] School of Mathematics Science and Institute of Mathematics,Nanjing Normal University
基金
中国国家自然科学基金;
关键词
D O I
暂无
中图分类号
TN791 []; TP18 [人工智能理论];
学科分类号
080902 ; 081104 ; 0812 ; 0835 ; 1405 ;
摘要
Emerging applications widely use field-programmable gate array(FPGA) prototypes as a tool to verify modern very-large-scale integration(VLSI) circuits,imposing many problems,including routing failure caused by the limited number of connections among blocks of FPGAs therein.Such a shortage of connections can be alleviated through time-division multiplexing(TDM),by which multiple signals sharing an identical routing channel can be transmitted.In this context,the routing quality dominantly decides the performance of such systems,proposing the requirement of minimizing the signal delay between FPGA pairs.This paper proposes algorithms for the routing problem in a multi-FPGA system with TDM support,aiming to minimize the maximum TDM ratio.The algorithm consists of two major stages:(1) A method is proposed to set the weight of an edge according to how many times it is shared by the routing requirements and consequently to compute a set of approximate minimum Steiner trees.(2) A ratio assignment method based on the edge-demand framework is devised for assigning ratios to the edges respecting the TDM ratio constraints.Experiments were conducted against the public benchmarks to evaluate our proposed approach as compared with all published works,and the results manifest that our method achieves a better TDM ratio in comparison.
引用
收藏
页码:902 / 911
页数:10
相关论文
共 50 条
  • [1] A Two-Stage Method for Routing in Field-Programmable Gate Arrays with Time-Division Multiplexing
    Huang, Peihuang
    Guo, Longkun
    Sun, Long
    Zhang, Xiaoyan
    TSINGHUA SCIENCE AND TECHNOLOGY, 2022, 27 (06) : 902 - 911
  • [2] IMPLEMENTING DIVISION WITH FIELD-PROGRAMMABLE GATE ARRAYS
    LOUIE, ME
    ERCEGOVAC, MD
    JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (03): : 271 - 285
  • [3] Field-programmable gate arrays
    Marchal, P
    COMMUNICATIONS OF THE ACM, 1999, 42 (04) : 57 - 59
  • [4] FIELD-PROGRAMMABLE GATE ARRAYS
    JAY, C
    MICROPROCESSORS AND MICROSYSTEMS, 1993, 17 (07) : 370 - 370
  • [5] Field-programmable gate arrays
    Bhatia, D
    VLSI DESIGN, 1996, 4 (04) : R1 - R2
  • [6] A novel routing architecture for field-programmable gate-arrays
    Danilin, Alexander
    Bennebroek, Martijn
    Sawitzki, Sergei
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2008, PROCEEDINGS, 2008, 4934 : 144 - +
  • [7] FIELD-PROGRAMMABLE GATE ARRAYS - INTRODUCTION
    TRIMBERGER, S
    IEEE DESIGN & TEST OF COMPUTERS, 1992, 9 (03): : 3 - 5
  • [8] A performance-oriented routing tools for field-programmable gate arrays
    Roman, M
    Tetyana, K
    EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2001, : 243 - 244
  • [9] The future of field-programmable gate arrays
    Alfke, P
    PROCEEDINGS OF THE FIFTH WORKSHOP ON ELECTRONICS FOR LHC EXPERIMENTS, 1999, : 36 - 40
  • [10] Auto-routing algorithm for field-programmable photonic gate arrays
    Lopez, Aitor
    Perez, Daniel
    DasMahapatra, Prometheus
    Capmany, Jose
    OPTICS EXPRESS, 2020, 28 (01): : 737 - 752