共 19 条
- [1] Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. Rijpkema E,Goossens KGW,Radulescu A,Dielissen J,van Meerbergen J,Wielage P,Waterlander E. Proc.of the Design,Automation and Test in Europe Conf.and Exhibition(DATE 2003) . 2003
- [2] Interconnect testing for networks on chips. Stewart K,Tragoudas S. Proc.of the 24th IEEE VLS1 Test Syrup.(VTS 2006) . 2006
- [3] A New Network Topology with Multiple Meshes. Debasish Das,Mallika De,Bhabani P. Sinha. IEEE Transactions on Computers . 1999
- [4] http://www.princeton.edu/~lshang/popnet.html .
- [5] Power and delay optimization for network on chip. Nickray M,Dehyadgari M,Afzali-Kusha A. Circuit Theory and Design . 2005
- [6] Managing power consumption in networks on chips. Simunic T,Boyd SP. IEEE Trans.on Very Large Scale Integration(Vlsi) Systems . 2004
- [7] Average diameter of network structures and its estimation. Shen Z. Proc.of the 1998 ACM Symp.on Applied Computing . 1998
- [8] Principles and Practices of Interconnection Network. Dally J,Towles B. . 2003
- [9] Simulation and analysis of network on chip architectures:Ring,spidergon and 2D mesh. Bononi L,Concer N. Proc.of the Design,Automation and Test in Europe . 2006
- [10] IBM power5 chip:A dual-core multithreaded processor. Kalla R,Sinharoy B,Tendler JM. IEEE Micro Magazine . 2004