Single-electron charge sensor self-aligned to a quantum dot array by double-gate patterning process

被引:0
|
作者
Kuno, Takuma [1 ,2 ]
Utsugi, Takeru [1 ]
Tsuchiya, Ryuta [1 ]
Lee, Noriyuki [1 ]
Mine, Toshiyuki [1 ]
Yanagi, Itaru [1 ]
Mizokuchi, Raisei [2 ]
Yoneda, Jun [3 ,4 ]
Kodera, Tetsuo [2 ]
Saito, Shinichi [1 ]
Hisamoto, Digh [1 ]
Mizuno, Hiroyuki [1 ]
机构
[1] Hitachi Ltd, Res & Dev Grp, Kokubunji, Tokyo 1858601, Japan
[2] Inst Sci Tokyo, Dept Elect & Elect Engn, Meguro, Tokyo 1528552, Japan
[3] Inst Sci Tokyo, Acad Super Smart Soc, Meguro, Tokyo 1528552, Japan
[4] Univ Tokyo, Dept Adv Mat Sci, Kashiwa, Chiba 2778561, Japan
关键词
quantum computer; single electron transistor; electron spin; quantum dot; SPIN QUBITS; LOGIC;
D O I
10.35848/1347-4065/ada348
中图分类号
O59 [应用物理学];
学科分类号
摘要
The high sensitivity of a single electron transistor (SET) is essential to faithfully identify the number of electrons in a quantum dot (QD) towards a silicon-based quantum computer. The sensitivity depends on the critical dimension between the SET and the QD, which is limited by the resolution of the electron beam lithography and the layer-to-layer alignment accuracy. Here, we report integration of an SET charge sensor with a QD array by repeating the self-aligned double-gate patterning processes. This fabrication technique allowed us to place the SET adjacent to the QD array beyond the lithography resolution, enabling sensitive charge sensing. We confirm that our device can detect single electrons in the QD and demonstrate real-time detections of electron tunneling by monitoring the SET current.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Single-Electron Charge Sensor Self-Aligned to a Quantum Dot Array by Double-Gate Patterning Process for a Large-Scale Silicon Quantum Computer
    Kuno, Takuma
    Utsugi, Takeru
    Tsuchiya, Rvuta
    Lee, Norivuki
    Shinkai, Gou
    Mine, Toshiyuki
    Yanagi, Rani
    Mizokuchi, Raisei
    Yoneda, Jun
    Kodera, Tetsuo
    Saito, Shinichi
    Hisamoto, Digh
    Mizuno, Hiroyuki
    2023 SILICON NANOELECTRONICS WORKSHOP, SNW, 2023, : 97 - 98
  • [2] Self-aligned dual-gate single-electron transistors
    Kang, Sangwoo
    Kim, Dae-Hwan
    Park, Il-Han
    Kim, Jin-Ho
    Lee, Joung-Eob
    Lee, Jong Duk
    Park, Byung-Gook
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 3118 - 3122
  • [3] Room temperature operation of Si single-electron memory with self-aligned floating dot gate
    Nakajima, A
    Futatsugi, T
    Kosemura, K
    Fukano, T
    Yokoyama, N
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 952 - 954
  • [4] Room temperature operation of Si single-electron memory with self-aligned floating dot gate
    Nakajima, A
    Futatsugi, T
    Kosemura, K
    Fukano, T
    Yokoyama, N
    APPLIED PHYSICS LETTERS, 1997, 70 (13) : 1742 - 1744
  • [5] Self-aligned double-gate single-electron transistor derived from 0.12-μm-scale electron-beam lithography
    Nishiguchi, K
    Oda, S
    APPLIED PHYSICS LETTERS, 2001, 78 (14) : 2070 - 2072
  • [6] A self-aligned double-gate polysilicon TFT technology
    Zhang, SD
    Han, R
    Sin, JKO
    Chan, MS
    2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 395 - 398
  • [7] A novel self-aligned double-gate TFT technology
    Zhang, SD
    Han, RQ
    Sin, JKO
    Chan, MS
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (11) : 530 - 532
  • [8] Flexible Self-Aligned Double-Gate IGZO TFT
    Muenzenrieder, Niko
    Voser, Pascal
    Petti, Luisa
    Zysset, Christoph
    Buethe, Lars
    Vogt, Christian
    Salvatore, Giovanni A.
    Troester, Gerhard
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (01) : 69 - 71
  • [9] Fabrication and Characteristics of Self-Aligned Dual-Gate Single-Electron Transistors
    Lee, Dong Seup
    Kang, Sangwoo
    Kang, Kwon-Chil
    Lee, Joung-Eob
    Lee, Jung Hoon
    Song, Kwan-Jae
    Kim, Dong Myong
    Lee, Jong Duk
    Park, Byung-Gook
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2009, 8 (04) : 492 - 497
  • [10] Novel process for fully self-aligned planar ultrathin body Double-Gate FET
    Shenoy, RS
    Saraswat, KC
    2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 190 - 191