共 50 条
- [2] Actual stresses around TSV in whole 3D-SiP under reflow or power ON/OFF thermal load 2012 7TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2012,
- [3] Review on the through Silicon Via Technology in the 3D-system in Package (3D-SiP) Jixie Gongcheng Xuebao/Journal of Mechanical Engineering, 2024, 60 (19): : 261 - 276
- [4] Silicon through-hole interconnection for 3D-SiP using room temperature bonding ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 125 - +
- [5] THERMAL STRESS OF THROUGH SILICON VIAS AND SI CHIPS IN 3D SIP PROCEEDINGS OF THE ASME PACIFIC RIM TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC SYSTEMS, MEMS AND NEMS 2011, VOL 1, 2012, : 325 - +
- [6] Thermal Stresses around Void in Through Silicon Via in 3D SiP 2014 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2014, : 105 - 108
- [7] 3D eWLB (embedded wafer level BGA) Technology for 3D-Packaging/3D-SiP (Systems-in-Package) Applications 2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 915 - +
- [8] Numerical Modeling of the Thermal Performance of 3D SiP with TSV MANUFACTURING PROCESS TECHNOLOGY, PTS 1-5, 2011, 189-193 : 1610 - 1613
- [9] Low-cost through-hole electrode interconnection for 3D-SiP using room-temperature bonding 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 814 - +
- [10] THERMAL STRESS SIMULATION FOR 3D SIP WITH TSV STRUCTURE UNDER UNSTEADY THERMAL LOADS INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2015, VOL 2, 2015,