Novel Low Thermal Budget Bonding Using Single Wafer Thermal Processing System, Resulting in Excellent Wafer-to-Wafer Hybrid Bonding at sub-0.5um Pitch

被引:0
|
作者
Gorchichko, Mariia [1 ]
Sharma, Shashank [1 ]
Ng, Ben [1 ]
Sherwood, Tyler [2 ]
Jeon, Yoocharn [1 ]
Mcintyre, Dylan [2 ]
Li, Kun [2 ]
Singh, Sarabjot [2 ]
Iler, Evan [1 ]
Knapp, David [1 ]
Prakash, Amit [1 ]
Viet Nguen [2 ]
Sreenivasan, Raghav [1 ]
Krishnan, Siddarth [1 ]
Chudzik, Michael [1 ]
机构
[1] Appl Mat Inc, Santa Clara, CA 95054 USA
[2] Appl Mat Inc, Albany, NY USA
关键词
DRAM; HBM; W2W; thermal annealing; hybrid bonding; heterogeneous integration; advanced packaging; recess control;
D O I
10.1109/ECTC51529.2024.00395
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report on a reduced thermal budget for hybrid bonding anneal using a single wafer thermal processing system (TPS). Robust bonding with excellent Cu gap closure and grain growth across the interface was achieved using a single step 300 degrees C 5min TPS anneal, thereby reducing anneal duration by two orders of magnitude compared to the industry standard furnace anneal. The Cu gap closure efficacy with 350 degrees C 5min TPS anneal was further verified electrically through functional 2Mb viachains @ 0.5um pitch with a Rs/link <5 Ohm.
引用
收藏
页码:404 / 407
页数:4
相关论文
共 15 条
  • [1] Characterization of inorganic dielectric layers for low thermal budget wafer-to-wafer bonding
    Inoue, F.
    Peng, L.
    Phommahaxay, A.
    Kim, S-W.
    De Vos, J.
    Sleeckx, E.
    Miller, A.
    Beyer, G.
    Beyne, E.
    2017 5TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2017, : 24 - 24
  • [2] 0.5 μm Pitch Wafer-to-wafer Hybrid Bonding with SiCN Bonding Interface for Advanced Memory
    Ma, Kai
    Bekiaris, Nikolaos
    Ramaswami, Sesh
    Ding, Taotao
    Probst, Gernot
    Burggraf, Juergen
    Uhrmann, Thomas
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 1110 - 1114
  • [3] 0.5 μm Pitch Wafer-to-wafer Hybrid Bonding at Low Temperatures with SiCN Bond Layer
    Ma, Kai
    Bekiaris, Nikolaos
    Hsu, Ching-Hsiang
    Xue, Lei
    Ramaswami, Sesh
    Ding, Taotao
    Probst, Gernot
    Wernicke, Tobias
    Uhrmann, Thomas
    Wimplinger, Markus
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 331 - 336
  • [4] Low Temperature and Fine Pitch Nanocrystalline Cu/SiCN Wafer-to-Wafer Hybrid Bonding
    Chiu, Wei-Lan
    Lee, Ou-Hsiang
    Kuo, Tzu-Ying
    Lo, James Yi-Jen
    Shih, Chiang-Lin
    Chiu, Hsih-Yang
    Chang, Hsiang-Hung
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 1105 - 1109
  • [5] Thermal Characterization of the Inter-Die Thermal Resistance of Hybrid Cu/Dielectric Wafer-to-Wafer Bonding
    Oprins, Herman
    Cherman, Vladimir
    Webers, Tomas
    Salahouelhadj, Abdellah
    Kim, Soon-Wook
    Peng, Lan
    Van der Plas, Geert
    Beyne, Eric
    2016 15TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2016, : 1333 - 1339
  • [6] Novel Cu/SiCN surface topography control for 1 μm pitch hybrid wafer-to-wafer bonding
    Kim, Soon-Wook
    Fodor, Ferenc
    Heylen, Nancy
    Iacovo, Serena
    De Vos, Joeri
    Miller, Andy
    Beyer, Gerald
    Beyne, Eric
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 216 - 222
  • [7] Scalable, sub 2μm Pitch, Cu/SiCN to Cu/SiCN Hybrid Wafer-to-Wafer Bonding Technology
    Beyne, Eric
    Kim, Soon-Wook
    Peng, Lan
    Heylen, Nancy
    De Messemaeker, Joke
    Okudur, Oguzhan Orkut
    Phommahaxay, Alain
    Kim, Tae-Gon
    Stucchi, Michele
    Velenis, Dimitrios
    Miller, Andy
    Beyer, Gerald
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [8] Simulation of Bulge-Out Mechanism Enabling Sub 0.5 μm μm Scaling of Hybrid Wafer-to-Wafer Bonding
    De Messemaeker, Joke
    Van Sever, Koen
    Tsau, Yan Wen
    Zhang, Boyao
    Croes, Kristof
    Beyne, Eric
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 1853 - 1858
  • [9] 3D Wafer-to-Wafer Bonding Thermal Resistance Comparison: Hybrid Cu/dielectric Bonding versus Dielectric via-last Bonding
    Oprins, Herman
    Cherman, Vladimir
    Webers, Tomas
    Kim, Soon-Wook
    de Vos, Joeri
    Van der Plas, Geert
    Beyne, Eric
    PROCEEDINGS OF THE NINETEENTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2020), 2020, : 219 - 228
  • [10] Fine Pitch and Low Temperature Nanocrystalline-Nanotwinned Cu and SiCN-to-SiO2 Wafer-to-Wafer Hybrid Bonding
    Chiu, Wei-Lan
    Lee, Ou-Hsiang
    Chang, Hsiang-Hung
    Lo, James Yi-Jen
    Shih, Chiang-Lin
    Chiu, Hsih-Yang
    Wang, Chin-Hung
    Lo, Wei-Chung
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 319 - 324