Efficiently Implemented Logic Primitives of MUX and XOR Based on Memristors and Applications in Full-Adder Functions

被引:0
|
作者
Gan, Zhouchao [1 ]
Zhang, Chenyu [1 ]
Yang, Fan [1 ]
Zhang, Dongdong [1 ]
Ma, Yinghao [1 ]
Huang, Menghua [1 ]
Miao, Xiangshui [1 ,2 ]
Wang, Xingsheng [1 ,2 ]
机构
[1] Huazhong Univ Sci & Technol, Sch Integrated Circuits, Wuhan 430074, Peoples R China
[2] Hubei Yangtze Memory Labs, Wuhan 430205, Peoples R China
基金
中国国家自然科学基金;
关键词
Logic; Memristors; Resistance; Switches; Arithmetic; Threshold voltage; Performance evaluation; Logic gates; Power demand; Multiplexing; Full-adder (FA) functions; logic-in-memory (LIM); memristor; multiplexer (MUX); V/R-R; xor; OPERATIONS;
D O I
10.1109/TED.2025.3532581
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Logic-in-memory (LIM) computing is expected to break the von Neumann bottleneck by performing logical operations in memory. This article presents a novel 2-1 multiplexer (MUX) scheme based on memristors that requires only two steps and three memristors. The proposed MUX logic can be executed natively in a memristor array, facilitating the construction of complex logic and arithmetic functions. Employing the proposed 2-1 MUX logic combined with xor logic, the 1-bit full-adder (FA) function is efficiently implemented and experimentally verified. The area and delay overheads of both serial and parallel architectures of n-bit FAs are derived, and the FA function is experimentally verified through a 4-bit carry-select adder case. Compared with IMPLY logic, the proposed FA scheme shows a significant performance improvement without sacrificing power consumption. The experimental results demonstrate the efficiency of the proposed MUX logic in accelerating FA functions, paving the way for building efficient LIM systems.
引用
收藏
页码:1118 / 1124
页数:7
相关论文
共 17 条
  • [1] FPGA implementation of XOR-MUX full adder based DWT for signal processing applications
    Radhakrishnan, P.
    Themozhi, G.
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 73
  • [2] Reconfigurable photonic full-adder and full-subtractor based on three-input XOR gate and logic minterms
    Lei, L.
    Dong, J.
    Zhang, Y.
    He, H.
    Yu, Y.
    Zhang, X.
    ELECTRONICS LETTERS, 2012, 48 (07) : 399 - U139
  • [3] An Improved Algorithm for IMPLY Logic Based Memristive Full-Adder
    Rohani, Shokat Ganjeheizadeh
    TaheriNejad, Nima
    2017 IEEE 30TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2017,
  • [4] Molecular Full-adder and Full-subtractor Logic Circuit Based on Fluorescein Derivatives
    Tian Tao
    Liu Chang
    He Song
    Zeng Xianshun
    CHEMICAL JOURNAL OF CHINESE UNIVERSITIES-CHINESE, 2015, 36 (02): : 260 - 266
  • [5] Full-adder Circuit Design Based on All-spin Logic Device
    An, Qi
    Su, Li
    Klein, Jacques-Olivier
    Le Beux, Sebastien
    O'Connor, Ian
    Zhao, Weisheng
    PROCEEDINGS OF THE 2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH 15), 2015, : 163 - 168
  • [6] Ultra-compact optical full-adder based on directed logic and microring resonators
    Chen, Feng
    Zhou, Shenghang
    Xia, Yuhong
    Yu, Xing
    Liu, Jia
    Li, Fuhua
    Sui, Xiubao
    APPLIED OPTICS, 2024, 63 (01) : 147 - 153
  • [7] A revolution in nanostructure designs by proposing a novel QCA full-adder based on optimized 3-input XOR
    Ahmadpour, Seyed-Sajad
    Mosleh, Mohammad
    Heikalabad, Saeed Rasouli
    PHYSICA B-CONDENSED MATTER, 2018, 550 : 383 - 392
  • [8] Magnetic Quantum Cellular Automata-Based Logic Computation Structure: A Full-Adder Study
    Yang, Xiaokuo
    Cai, Li
    Kang, Qiang
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2012, 9 (04) : 621 - 625
  • [9] CNTFET-Based Design of a High-Efficient Full Adder Using XOR Logic
    Hatefinasab, Seyedehsomayeh
    JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2016, 8 (04)
  • [10] Efficient Implementation of Multiplexer and Full-Adder Functions Based on Memristor Arrays for In-memory Computing
    Gan, Zhouchao
    Zhang, Chenyu
    Ma, Yinghao
    Zhang, Dongdong
    Miao, Xiangshui
    Wang, Xingsheng
    8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 136 - 138