A High Performance Three Stage CMOS Amplifier Using Hybrid Cascode Compensation and Super Source Follower

被引:0
|
作者
undefined Prakash Chandra [1 ]
undefined Urvashi Bansal [1 ]
机构
[1] Division of ECE,
[2] Netaji Subhas University of Technology,undefined
关键词
CMOS; phase margin; slew rate; GBW; stability;
D O I
10.1134/S1063739724600924
中图分类号
学科分类号
摘要
引用
收藏
页码:S1 / S7
相关论文
共 50 条
  • [2] Hybrid cascode compensation with feedforward stage for high-speed area-efficient three-stage CMOS amplifiers
    Aminzadeh, Hamed
    Rakhshanizadeh, Ehsan
    Emamjomeh, Hamid
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 78 (01) : 253 - 256
  • [3] Hybrid cascode compensation with feedforward stage for high-speed area-efficient three-stage CMOS amplifiers
    Hamed Aminzadeh
    Ehsan Rakhshanizadeh
    Hamid Emamjomeh
    Analog Integrated Circuits and Signal Processing, 2014, 78 : 253 - 256
  • [4] Two Stage CMOS Operational Amplifier In 0.13 μm Technology Using Pseudo Cascode Compensation
    Cheah, H. T.
    Ahmad, N.
    Othman, N.
    Sabki, S. N.
    4TH ELECTRONIC AND GREEN MATERIALS INTERNATIONAL CONFERENCE 2018 (EGM 2018), 2018, 2045
  • [5] Hybrid cascode compensation for two-stage cmos operational amplifiers
    Yavari, M
    Shoaei, O
    Svelto, F
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1565 - 1568
  • [6] An improved frequency compensation for three-stage CMOS amplifier
    Bahadoran, Ghavam
    Reza-Alikhani, Hamidreza
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2022, 35 (02)
  • [7] Systematic and optimal design of CMOS two-stage opamps with hybrid cascode compensation
    Yavari, Mohammad
    Shoaei, Omid
    Rodriguez-Vazquez, Angel
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 142 - +
  • [8] Frequency Compensation Network for Three-Stage CMOS Operational Amplifier
    Zanjani, Masoud Soltani
    Biabanifard, Ali
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2023, 32 (08)
  • [9] Inductor-less 10Gb/s CMOS transimpedance amplifier using source-follower regulated cascode and double three-order active feedback
    Chan, Cheng-Ta
    Chen, Oscal T. -C.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5487 - +
  • [10] A novel architecture of high performance fully differential two stage RFC OTA designed using DFVF and hybrid cascode compensation techniques
    Dabas, Annu
    Kumari, Shweta
    Gupta, Maneesha
    Yadav, Richa
    INTEGRATION-THE VLSI JOURNAL, 2025, 100