Analytical modeling of III-V heterojunction source-all-around vertical tunnel FET and its inverter circuit application

被引:0
|
作者
Ramesh, Potharaju [1 ]
Choudhuri, Bijit [1 ]
机构
[1] Natl Inst Technol Silchar, Dept Elect & Commun Engn, Silchar 788010, Assam, India
关键词
nalytical model; heterojunction; kane's model; poisson's equation; source-all-around TFET; DRAIN CURRENT MODEL; GATE;
D O I
10.1088/1402-4896/ad8d89
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
This paper presents a comprehensive analytical modeling framework for the III-V heterojunction source-all-around vertical tunnel field-effect transistor (SAA V-TFET). Using Kane's model, our approach involves solving Poisson's equations to obtain a continuous surface potential profile, followed by the derivation of drain current. These models demonstrate excellent accuracy across all operating regions, precisely predicting the potential profile, output, and transfer characteristics of SAA V-TFETs. We implemented the models in MATLAB and validated them against Sentaurus TCAD simulations. Furthermore, we present a comprehensive performance analysis of SAA V-TFET-based digital inverters.
引用
收藏
页数:14
相关论文
共 30 条
  • [1] Dielectric modulation-based biomolecule detection using III-V vertical source-all-around tunnel FET
    Ramesh, Potharaju
    Malvika
    Choudhuri, Bijit
    MATERIALS SCIENCE AND ENGINEERING B-ADVANCED FUNCTIONAL SOLID-STATE MATERIALS, 2024, 310
  • [2] Noise behavior in GaAs0.2Sb0.8/GaSb heterojunction Source-All-Around vertical Tunnel FET: A comprehensive study
    Ramesh, Potharaju
    Choudhuri, Bijit
    MATERIALS SCIENCE AND ENGINEERING B-ADVANCED FUNCTIONAL SOLID-STATE MATERIALS, 2024, 307
  • [3] Performance Investigation of Source Extension Approach on III-V Vertical Tunnel FET
    Saravanan, M.
    Parthasarathy, Eswaran
    IEEE ACCESS, 2024, 12 : 56439 - 56447
  • [4] Analytical modeling and simulation analysis of T-shaped III-V heterojunction vertical T-FET
    Singh, Shailendra
    Raj, Balwinder
    SUPERLATTICES AND MICROSTRUCTURES, 2020, 147
  • [5] Complementary III-V Heterojunction Lateral NW Tunnel FET Technology on Si
    Cutaia, D.
    Moselund, K. E.
    Schmid, H.
    Borg, M.
    Olziersky, A.
    Riel, H.
    2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2016,
  • [6] III-V Tunnel FET Model With Closed-Form Analytical Solution
    Mehta, J. U.
    Borders, W. A.
    Liu, H.
    Pandey, R.
    Datta, S.
    Lunardi, L.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (05) : 2163 - 2168
  • [7] Analytical Modeling of Dual Material Gate All Around Stack Architecture of Tunnel FET
    Balamurugan, N. B.
    Priya, G. Lakshmi
    Manikandan, S.
    Srimathi, G.
    2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 294 - 299
  • [8] Investigation of Backgate-Biasing Effect for Ultrathin-Body III-V Heterojunction Tunnel FET
    Fan, Ming-Long
    Hu, Vita Pi-Ho
    Hsu, Chih-Wei
    Su, Pin
    Chuang, Ching-Te
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (01) : 107 - 113
  • [9] Computational Analysis of Potential Profile of III-V Heterojunction Gate-All-Around Tunneling FET for Low Power Digital Circuits
    Vijh, Manjula
    Gupta, R. S.
    Pandey, Sujata
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 839 - 842
  • [10] Analytical modelling and device design optimisation of epitaxial layer-based III-V tunnel FET
    Dubey, Prabhat Kumar
    Kaushik, Brajesh Kumar
    Simoen, Eddy
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (06) : 763 - 770