共 50 条
- [31] Chip-level simulation for CDM failures in multi-power ICs ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 2000, 2000, : 456 - 464
- [32] Thermal Modeling and Simulation of a Package-on-Package Embedded Micro Wafer Level Package (EMWLP) Structure at the Package and System-level 2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 285 - 291
- [33] EMI reduction by chip-package-board co-design 2014 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE), 2014, : 946 - 951
- [34] Radiation-induced Soft Errors: A Chip-level Modeling Perspective FOUNDATIONS AND TRENDS IN ELECTRONIC DESIGN AUTOMATION, 2010, 4 (2-3): : 99 - 221
- [35] Flip Chip CBGA Package Design and Simulation 2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 555 - +
- [37] The optical design and simulation of multi-chip LED array package structure OPTICAL DESIGN AND TESTING IV, 2010, 7849
- [38] Design and simulation of a novel flip-chip structure for THz detector package Microsystem Technologies, 2017, 23 : 2759 - 2766
- [39] Design and simulation of a novel flip-chip structure for THz detector package MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2017, 23 (07): : 2759 - 2766