I/O and computation overlap on SIMD systolic arrays

被引：0

作者：

Lavenier, D. ^{[1
]}

Raimbault, F. ^{[1
]}

Frison, P. ^{[1
]}

机构：

[1] IRISA - Campus de Beaulieu, Rennes, France

来源：

Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology | 1995年 / 9卷 / 03期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：153 / 165

共 50 条

[1] I-O AND COMPUTATION OVERLAP ON SIMD SYSTOLIC ARRAYS
LAVENIER, D
RAIMBAULT, F
FRISON, P
JOURNAL OF VLSI SIGNAL PROCESSING, 1995, 9 (03): : 153 - 165
[2] Multithreading in systolic/SIMD DSP processor arrays
Sernec, R
Zajc, M
Tasic, JF
MELECON '98 - 9TH MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1 AND 2, 1998, : 663 - 667
[3] SYSTOLIC ARRAYS FOR EIGENVALUE COMPUTATION
SCHREIBER, R
PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1982, 341 : 27 - 34
[4] A CLASS OF SIMD-MACHINES SIMULATED BY SYSTOLIC ARRAYS
UMEO, H
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1985, 2 (04) : 391 - 403
[5] SYSTOLIC ARRAYS FOR MATRIX I/O FORMAT CONVERSION
PETKOV, N
ELECTRONICS LETTERS, 1988, 24 (13) : 781 - 782
[6] OPTIMIZATION OF COMPUTATION TIME FOR SYSTOLIC ARRAYS
WONG, YW
DELOSME, JM
IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (02) : 159 - 177
[7] Computation of the continuous wavelet transform on massively parallel SIMD arrays
Feil, Manfred
Parallel Processing Letters, 1999, 9 (04): : 453 - 466
[8] SYSTOLIC VLSI ARRAYS FOR POLYNOMIAL GCD COMPUTATION
BRENT, RP
KUNG, HT
IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (08) : 731 - 736
[9] FFT COMPUTATION WITH SYSTOLIC ARRAYS, A NEW ARCHITECTURE
BORIAKOFF, V
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1994, 41 (04): : 278 - 284
[10] Multithreaded systolic computation: A novel approach to performance enhancement of systolic arrays
Sernec, R., 2001, Electrotechnical Society of Slovenia (68): : 2 - 3

← 1 2 3 4 5 →