Massively parallel execution of logic programs: A static approach

被引：0

作者：

Dipartimento di Informatica, Università di Pisa, Corso Italia 40, 56125 Pisa, Italy ^{[1
]}

不详 ^{[2
]}

机构：

来源：

J Syst Archit | / 6-7卷 / 437-457期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

共 50 条

[1] Massively parallel execution of logic programs: A static approach
Baiardi, F
Candelieri, A
Ricci, L
JOURNAL OF SYSTEMS ARCHITECTURE, 1997, 43 (6-7) : 437 - 457
[2] A PARALLEL EXECUTION MODEL OF LOGIC PROGRAMS
CHEN, AC
WU, CL
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1991, 2 (01) : 79 - 92
[3] PATH FOR AND-PARALLEL EXECUTION OF LOGIC PROGRAMS
LEE, SH
KIM, DH
CHOE, KM
INFORMATION PROCESSING LETTERS, 1994, 52 (04) : 191 - 199
[4] AN AND-PARALLEL EXECUTION MODEL OF LOGIC PROGRAMS
SCHWINN, B
BARTH, G
LECTURE NOTES IN COMPUTER SCIENCE, 1986, 213 : 289 - 300
[5] Parallel execution of logic programs by load sharing
Lin, Z
JOURNAL OF LOGIC PROGRAMMING, 1997, 30 (01): : 25 - 51
[6] Visualization of and/or-parallel execution of logic programs
Vaupel, R
Pontelli, E
Gupta, G
LOGIC PROGRAMMING: PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL CONFERENCE ON LOGIC PROGRAMMING, 1997, : 271 - 285
[7] Architecture for visualizing the execution of parallel logic programs
Brayshaw, Mike
IJCAI, Proceedings of the International Joint Conference on Artificial Intelligence, 1600, 2
[8] Parallel execution of logic programs by load sharing
NEC Research Institute, Inc., 4 Independence Way, Princeton, NJ 08540, United States
J Logic Program, 1 (XI-51):
[9] Parallel execution of logic programs by load sharing
NEC Research Inst, Inc, Princeton, United States
J Logic Program, 1 (25-51):
[10] STUDY OF A PARALLEL INFERENCE MACHINE FOR PARALLEL EXECUTION OF LOGIC PROGRAMS
YAOQING, G
CHENGZHENG, S
SHOUREN, H
LECTURE NOTES IN COMPUTER SCIENCE, 1990, 457 : 143 - 153

← 1 2 3 4 5 →