TIME LOCKING CIRCUITS.

被引：0

作者：

Kornev, N.A.

机构：

来源：

Instruments and Experimental Techniques (English Translation of Pribory I Tekhnika Eksperimenta) | 1975年 / 18卷 / 2 pt 1期

关键词：

Compendex;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

ELECTRONIC CIRCUITS, TIMING

引用

页码：445 / 447

共 50 条

[1] RISE TIME ENHANCEMENT OF CVS CMOS CIRCUITS.
Anon
IBM technical disclosure bulletin, 1986, 29 (01): : 298 - 299
[2] Telephone circuits.
Perry, J
PROCEEDINGS OF THE PHYSICAL SOCIETY OF LONDON, 1910, 22 : 0252 - 0272
[3] HYBRID CIRCUITS.
Polden, John
Engineering (London), 1980, 220 (03):
[4] RECEIVER CIRCUITS.
Crispi, F.J.
Ritchie, L.C.
Swietek, D.J.
IBM technical disclosure bulletin, 1983, 25 (09): : 4832 - 4833
[5] Time-Compressing Reliability Investigations of Integrated Circuits.
Fischer, W.
Nachrichtentechnik, Elektronik, 1981, 31 (06): : 246 - 251
[6] SILICON INTEGRATED CIRCUITS.
Kahng, Dawon
Applied Solid State Science, 1981, (pt A):
[7] FLEXIBLE PRINTED CIRCUITS.
Shiraishi, Kazuaki
1978, 24 (01): : 127 - 133
[8] On the resonance of paired circuits.
Ollat, L
COMPTES RENDUS HEBDOMADAIRES DES SEANCES DE L ACADEMIE DES SCIENCES, 1925, 180 : 1725 - 1728
[9] The balancing of valve circuits.
Dowling, John J.
O'Ceallaigh, Cormac
PHILOSOPHICAL MAGAZINE, 1935, 20 (131-37) : 532 - 542
[10] IMPROVEMENTS IN CENTERING CIRCUITS.
Orengo, G.
Verhaeghe, M.
IBM technical disclosure bulletin, 1984, 26 (08): : 4069 - 4071