Design and implementation of GalNet-II Architecture Fast Ethernet Switch

被引:0
|
作者
Lin, Y.Q.
Kang, B.X.
Luan, G.X.
机构
来源
| 2001年 / Shenyang Institute of Computing Technology卷 / 22期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [1] Design and implementation of a shared buffer architecture for a Gigabit Ethernet packet switch
    O'Kane, S
    Sezer, S
    Toal, C
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 283 - 286
  • [3] Design and implementation of Ethernet access switch in broad-band IP Ethernet access system
    Ma, Xin
    Wang, Wen-Bing
    Li, Li
    Luan, Gui-Xing
    Xiaoxing Weixing Jisuanji Xitong/Mini-Micro Systems, 2002, 23 (03):
  • [4] GalNet-II结构的快速以太网交换机的设计与实现
    林永倩
    康宝祥
    栾贵兴
    小型微型计算机系统, 2001, (02) : 134 - 136
  • [5] ARCHITECTURE, PERFORMANCE, AND IMPLEMENTATION OF THE TANDEM BANYAN FAST PACKET SWITCH
    TOBAGI, FA
    KWOK, T
    CHIUSSI, FM
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1991, 9 (08) : 1173 - 1193
  • [6] Design and Implementation of a Fast VOQ Scheduler for a Switch Fabric
    Darvishan, A. H.
    Yeganeh, H.
    Sarabchi, F.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2008, 8 (09): : 32 - 36
  • [7] CQ Ethernet Switch Implementation on the NetFPGA Platform
    Radonjic, Milutin
    Ljumovic, Nikola
    Misovic, Danilo
    Maljevic, Ivo
    Yoshigoe, Kenji
    Radusinovic, Igor
    WIRELESS PERSONAL COMMUNICATIONS, 2017, 92 (01) : 5 - 19
  • [8] CQ Ethernet Switch Implementation on the NetFPGA Platform
    Milutin Radonjic
    Nikola Ljumovic
    Danilo Misovic
    Ivo Maljevic
    Kenji Yoshigoe
    Igor Radusinovic
    Wireless Personal Communications, 2017, 92 : 5 - 19
  • [9] Design of multi-PC parallel rendering architecture based on fast ethernet
    Wang, X.-H. (wangxiuhui@cjlu.edu.cn), 2012, Editorial Board of Jilin University (42):
  • [10] Fast Ethernet ICs slash hub/switch costs
    Wright, M
    EDN, 1997, 42 (03) : 14 - 14