Application of Hopfield networks to worst-case power analysis of RT-level VLSI systems

被引：0

|

作者：

Politecnico di Torino, Torino, Italy ^{[1
]}

机构：

来源：

Int J Eng Sci | / 8卷 / 783-792期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

收藏

相关论文

共 50 条

[1] An application of hopfield networks to worst-case power analysis of rt-level vlsi systems
Macii, E
Poncino, M
INTERNATIONAL JOURNAL OF ENGINEERING SCIENCE, 1997, 35 (08) : 783 - 792
[2] WORST-CASE ANALYSIS AND OPTIMIZATION OF VLSI CIRCUIT PERFORMANCES
DHARCHOUDHURY, A
KANG, SM
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (04) : 481 - 492
[3] Statistical sampling and regression analysis for RT-level power evaluation
Hsieh, CT
Wu, Q
Ding, CS
Pedram, M
1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 583 - 588
[4] Worst-Case Load Shedding in Electric Power Networks
Lin, Fu
IEEE TRANSACTIONS ON CONTROL OF NETWORK SYSTEMS, 2019, 6 (03): : 1269 - 1277
[5] TRANSISTOR-LEVEL ESTIMATION OF WORST-CASE DELAYS IN MOS VLSI CIRCUITS
DAGENAIS, MR
GAIOTTI, S
RUMIN, NC
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (03) : 384 - 395
[6] WORST-CASE AND STATISTICAL TOLERANCE ANALYSIS OF ELECTRICAL NETWORKS
SUITER, D
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1977, 31 (12): : 513 - 517
[7] Cycle-accurate macro-models for RT-level power analysis
Qiu, QR
Wu, Q
Pedram, M
Ding, CS
1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 125 - 130
[8] Hierarchical Programming for Worst-Case Analysis of Power Grids
Djelassi, Hatim
Mitsos, Alexander
Fliscounakis, Stephane
Panciatici, Patrick
2018 POWER SYSTEMS COMPUTATION CONFERENCE (PSCC), 2018,
[9] Worst-Case Analysis of Automotive Collision Avoidance Systems
Nilsson, Jonas
Odblom, Anders C. E.
Fredriksson, Jonas
IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2016, 65 (04) : 1899 - 1911
[10] Worst-case analysis of scheduling heuristics of parallel systems
Liu, Z
PARALLEL COMPUTING, 1998, 24 (5-6) : 863 - 891

← 1 2 3 4 5 →