DESIGN OF SELF-CHECKING TEST DIAGNOSTIC CIRCUITS FOR COMBINATION DEVICES.

被引：0

|

作者：

Speranskii, D.V.

机构：

来源：

Automatic Control and Computer Sciences | 1984年 / 18卷 / 01期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

5

引用

收藏

页码：7 / 12

相关论文

共 50 条

[1] DESIGN OF SELF-CHECKING CIRCUITS FOR THE TEST DIAGNOSTICS OF COMBINATIONAL DEVICES
SPERANSKIJ, DV
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1984, (01): : 9 - 14
[2] DESIGN OF SELF-CHECKING CIRCUITS FOR TEST DIAGNOSTICS OF DIGITAL DEVICES WITH MEMORY
SPERANSKY, DV
SHATOKHINA, NK
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1985, (03): : 82 - 85
[3] DESIGN OF SINGLE-OUTPUT SELF-CHECKING TEST CIRCUITS
SOGOMONYAN, ES
AUTOMATION AND REMOTE CONTROL, 1981, 42 (03) : 385 - 393
[4] Design of self-checking combinational circuits
Stankovic, TR
Stojcev, MK
Djordjevic, GL
TELSIKS 2003: 6TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS IN MODERN SATELLITE, CABLE AND BROADCASTING SERVICE, VOLS 1 AND 2, PROCEEDINGS OF PAPERS, 2003, : 763 - 768
[5] DESIGN OF SELF-CHECKING CIRCUITS FOR DIAGNOSTICS OF DIGITAL DEVICES WITH MEMORY.
Speranskii, D.V.
Shatokhina, N.K.
Automatic Control and Computer Sciences, 1985, 19 (03) : 68 - 71
[6] DESIGN OF BUILT-IN SELF-CHECKING MONITORING CIRCUITS FOR COMBINATIONAL DEVICES
SOGOMONYAN, ES
AUTOMATION AND REMOTE CONTROL, 1974, 35 (02) : 280 - 289
[7] DESIGN AND SYNTHESIS OF SELF-CHECKING VLSI CIRCUITS
JHA, NK
WANG, SJ
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (06) : 878 - 887
[8] Approach to partially self-checking combinational circuits design
Djordjevic, GL
Stojcev, MK
Stankovic, TR
MICROELECTRONICS JOURNAL, 2004, 35 (12) : 945 - 952
[9] On self-checking design of CMOS circuits for multiple faults
Busaba, F
Lala, PK
Walker, A
VLSI DESIGN, 1998, 7 (02) : 151 - 161
[10] Automated Design of Totally Self-Checking Sequential Circuits
Greblicki, Jerzy
Kotowski, Jerzy
COMPUTER AIDED SYSTEMS THEORY - EUROCAST 2009, 2009, 5717 : 98 - 105

← 1 2 3 4 5 →