SOI bipolar-MOS merged transistors for BiCMOS application

被引：0
|
作者：
Centre for Microelectronic Systems, Kyushu Institute of Technology, 680-4 Kawazu, Iizuka, Fukuoka 820-8502, Japan [1 ]
机构：
来源：
Electron. Lett. | / 14卷 / 1203-1204期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] SOI bipolar-MOS merged transistors for BICMOS application
    Zheng, YS
    Asano, T
    ELECTRONICS LETTERS, 1999, 35 (14) : 1203 - 1204
  • [2] LATCH UP IN PHYSICALLY MERGED BIPOLAR-MOS BICMOS STRUCTURES
    LIANG, S
    HOU, LZ
    GU, T
    SALAMA, CAT
    ELECTRONICS LETTERS, 1991, 27 (13) : 1124 - 1126
  • [3] MODELING THE DC CHARACTERISTICS OF MERGED BIPOLAR-MOS STRUCTURES
    LIANG, S
    SALAMA, CAT
    MALIEPAARD, M
    SOLID-STATE ELECTRONICS, 1994, 37 (03) : 387 - 392
  • [4] AN SOI VOLTAGE-CONTROLLED BIPOLAR-MOS DEVICE
    COLINGE, JP
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (04) : 845 - 849
  • [5] A new merged bipolar-MOS transistor in a silicon on insulator structure
    Zheng, YS
    Asano, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1999, 38 (4B): : 2501 - 2505
  • [6] SOI VOLTAGE-CONTROLLED BIPOLAR-MOS DEVICE.
    Colinge, Jean-Pierre
    IEEE Transactions on Electron Devices, 1987, ED-34 (04) : 845 - 849
  • [7] BIMOS TRANSISTORS - MERGED BIPOLAR SIDEWALL MOS-TRANSISTORS
    O, KK
    REIF, R
    LEE, HS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (11) : 2606 - 2606
  • [8] BIMOS TRANSISTORS - MERGED BIPOLAR SIDEWALL MOS-TRANSISTORS
    O, KK
    REIF, R
    LEE, HS
    IEEE ELECTRON DEVICE LETTERS, 1989, 10 (11) : 517 - 519
  • [9] A 3-DIMENSIONAL MERGED VERTICAL BIPOLAR-MOS DEVICE IN RECRYSTALLIZED SILICON
    STURM, JC
    GIBBONS, JF
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (11) : 2548 - 2548
  • [10] LATCH-UP MODELING OF BICMOS MERGED BIPOLAR MOS STRUCTURES
    LIANG, S
    HOU, LZ
    GU, T
    SALAMA, CAT
    SOLID-STATE ELECTRONICS, 1992, 35 (10) : 1461 - 1469
12345